uڋF= t= t=0 uC<K@H S>DCB1 H 1 띋5 H 15 {UHAWAVAUATSH HH H HHE @tOH H fDbLH H Au"HEf ff1HĈ [A\A]A^A_ @ HSX EHSXE< DeAtC,AF HS@A@6 HSX" Et
{ b E { IE1 @ AIpA Ic$ tDHWDHhM$ MtA$$ xA$$ uA I @yA H H 1 XC,E1{ I) DeAA@} HEf ff ?A HSH 0 HSXE @
De0 HSX8EAu @t A}h U1A}A 9i A I @t(A A H H 1 D mAIpA S M MtEt{ t\H HH
H vD B HHǃ S@ @ HS@ t H+u Eg EA P *H H D E A u D C? H߃SHHSx HSHHSxADž V @w s H= [
1HH]De< HE1SXD @ AA1EsDMA$ HSXDMB E1DDHcHHHHH)HL L Mu M HHHH)Hc3 tdMtEsA @ MtEs AFX@O MAUtAsA @ MtAs
AFX@v fAA3A ! H; 11H \
I1E1fI$ HHE Ic$ HE@Y A
Mc$p B E1IM$x LeA f t ҀJC6 HHcAD USX EHSXEU ` DA f f tA AAHcAED D HD ЉESHE HSHE
HȀSH HSX EHSXE ʉ% f
D Le A$p A$p 0ADŽ$p HI H H@8 @< @ M$x HǺ L @ @ 1Ht t f HtH}L AIpA 6҉ H߃@SH A H߉MDxDMaDMDxMaH߉EMDxDMO1Ҿ HSHHSxDMDxMEH߉EUMDxDM`DMDxMUEH߉EMDxDM[O1Ҿ HSHHSxDMDxMEmH Iċ t< 5 HS@ t 1 HS@ t# ~ 5 HS@ t* 1 5 HS@1Ҿ1 HS@ǃ LH ,H 5 1 Hc HkpHL H@ @ 1 + HSXHc Hkp H s `` Hkp0 Hߋ< S@Hc 4 HHkp< S@Hc HkpDŽH $ HSX<' tSH H 1 Hc HkpDŽH Hc $ HHkpL SX @t t HSXDE @ E E HSXDE9uվ HSXA A I @v @1H MAH H 1 HfH2AHfHHHA % HSXA! HcHkp8 ? HHkpD8 A , HSXA! Hc Hkp4 Hkp, HD4 A SXA! Hc Hkp0 z HkpD0 Hc HkpH@ A@ $ HSXA! HcHkp, B HHkpD, Hc HkpH@ A $ HSXA!uA HcHkp( HHkpD( Hc HkpH@ &Hc Hkp( uH LXHc Hc Hkp, :H LXHc Hc Hkp8 #H LXHc H ! L`XHc fH L@XHc ``g 6 HkpDŽH `` tSH H 1 Hc DH 1DƉUMDx DxMUpH 1ΉUM MU
DH H 1 H H 1 8H H 1 AE EMH EE AMAUD$AED$AE$Au 1 SH H 1 Hc $ HSX<' tSH H 1 Hc HkpDŽH pH L^V H L?V H L V KH H 1Q KH H 1Q ;A DH H 1 2A SH H 1 fH 1 1SH H 1 Hc H 1 H 1 BH 1 o % E e E u U R j r x
0
+
2
` 9
G
N
o
v
(
- 4 3 : R ` = ! ( 4 ; B I U ) ` p 0 w " ; I N x
8 = F P M S T ` P g n z P c P E e
. L a 0 h o ( r ] ( Q m ! \ z : x ! 0 ! " C ! ( ! ! + 8 H Z ! ! P ! ! * : ! ? \ k b! T$ [$ $ $ V' ) * * + , ", ), m, , , , , , , - - - f- >/ *1 j2 3 3 3 8 3 4 86 \6 o6 6 6 P 6 6 6 6 6 6 7 7 7 p +7 Y7 r7 }7 8 98 8 9 9 $9 p9 u9 9 9 h: : : :
; B; ^; q; ; ; ; ; < )< 0< ` C< l< < := = x = = = "> > 9 > > > > f > > ? ? ? ? !? -? 4? K ?? O? V? ]? u? |? ? ? ? ? ? ? H ? ? ? { ? -@ @ @ A A /A XA _A 0 fA qA A A A A B "B BB TB C 2C @C GC ) NC jC C C C C C C C C C C C 2D D D E RE sE F #F F G hG G G G x G G G G $H ;H RH iH H H H X H H H ] H H H B H H H H -I I I I I TJ bJ J J J J K K %K KK K K K K L 0L JL ^L l eL x lL L L l L L L l L L L l M M "M (M vM |M N "N N O O O [ c[ [ [ [ [ [ \ \ \ ^ \ ] ] V] 9 a] f] u] |] ] ] ] c ] ] ] ] ^ ] X
] ] ^ ]
] ^ ^ [ "^ 9^ P @^ J G^ S^ P Z^ 0
a^ ^ _ ` a a b b c %c Vc cc jc c c c c d
d 7g Ag Kg Ug _g i i Hj Oj >m Em @n Ln Sn rn xn n n n n n n o +o o % o ( o o 'p tp p p p p p p p p q q *q Hq [q iq nq q q q q q q Lr gr ~s s s s " t t { { 0 { { { { { | | !| 2| 9| D @| T| g| l| | | | ( | | | } } } ,} 3} ?} F} ` M} ^} e}
l} {} } } } }
} } @ } } } D } } } } ~ ~ ~ $~ +~ 5~ D~ K~
R~ ^~ e~ S l~ {~
~ ~ ~ S ~ ~ ( ~ ~ ~ ~ ~ ~ ~ & - < C O 8 V e l s
h
& - & 4 C J Z a 0
k z ̀ Ԁ { ۀ
& S ^ l q x 2 @ E L T Z p ~ ӂ ) 1 B k H O ` ̈́ 0 Ԅ ) ) & 8 ? K = R ^ e l s = ̅ Ӆ څ
' L % \ q ) 3 @ : X A x Ɉ ۈ 1 ɉ 1 M @ @ < @ , ) 2 ; K S Ì ό 8 r { Í ֍ ݍ / < c o Ԏ ێ
v ' 7 > E T [ b u | ɏ $ > D _ n * 0 > H N p } d d d ` ˑ d ґ ّ d 8 d 2 9 f ޒ @ ` R Y ! | ē ˓ !
3 : S Z Ȕ Z @ ` 7 \
' < N U C h I Y |
| : @ 8 8 ? I y ș י j 2 B f s Ț њ ښ p @ $ # K P g
̛ " ) C I f I n Y | | D [ t @ 8 ݝ 0 7 A t { ɞ
@ G V ʟ * 5 U D \ _ ) 6 B I P S Z a ǡ Ρ ա ` @ ` * 6 X { H Ƣ Т
# - 2 8 A S x f r 7 x P \ c 8 n v $ ǥ ڥ 8 " ) D K ] i 8 p | Ħ ˦ զ ܦ 3 : H A ` H \ a k v X Ƨ ҧ ٧ % , 7 C J T g w ~ ` ɨ Ԩ , 9 @ @ V a m t ~ ` é Ω ة ߩ X ' . 8 C M T ^ i s ڪ 3 @ J Q X ` g r w ī ɫ ܫ > D Y ` ' g ԭ c i ^ i v } + S г x Ƶ ٵ @ x } ? ȷ P Ϸ F и к Q g ? _ p ( 9 H ] @ d k w @ ~ @ x $ 1 8 ? a D Z Ƚ ҽ
, 3 : F p M ^ e l
UHSH H= H HHH uH Z[
, ( 1 6 UHATS IH = Ht&AL$@AT$>H At$%s(card %d): reread f2 because %d!=%d
<7>%s(card %d): reread z2 because %d!=%d
<7>%s: reconnecting PCM due to no more FIFO data: channel %d slot_tx %d
<7>%s: buffer empty, so we have underrun
<7>%s: disconnecting PCM due to FIFO data: channel %d slot_tx %d
<7>%s(card %d): fifo(%d) has %d bytes space left (z1=%04x, z2=%04x) sending %d of %d bytes %s
<7>%s: RESYNC(syncmaster=0x%p)
<7>id=%d (0x%p) = syncronized with interface.
<7>id=%d (0x%p) = PCM master syncronized with QUARTZ
<7>Schedule QUARTZ for HFC-E1
<7>QUARTZ is automatically enabled by HFC-%dS
<3>%s no pcm master, this MUST not happen!
<7>%s(card %d): reread f1 because %d!=%d
<7>%s(card %d): fifo(%d) reading %d bytes (z1=%04x, z2=%04x) HDLC %s (f1=%d, f2=%d) got=%d (again %d)
<7>%s(card %d): hdlc-frame too large.
<7>%s(card %d): Frame below minimum size
<7>%s(card %d): fifo(%d) reading %d bytes (z1=%04x, z2=%04x) TRANS
<7>Wrote 0x%x to register 0x%x but got back 0x%x
<7>%s: card %d channel %d protocol %x slot old=%d new=%d bank new=%d (TX) slot old=%d new=%d bank new=%d (RX)
<7>%s: remove from slot %d (TX)
<7>%s: we are not owner of this tx slot anymore, channel %d is.
<7>%s: remove from slot %d (RX)
<7>%s: we are not owner of this rx slot anymore, channel %d is.
<7>%s: put channel %d to slot %d bank %d flow %02x routing %02x conf %d (TX)
<7>%s: put channel %d to slot %d bank %d flow %02x routing %02x conf %d (RX)
<7>Setting B-channel %d to echo cancelable state on PCM slot %d
<7>Enabling pass through for channel
<7>%s: RX_OFF request (nr=%d off=%d)
<7>%s: FILL_EMPTY request (nr=%d off=%d)
<7>%s: HFC_PCM_CONN slot %d bank %d (TX) slot %d bank %d (RX)
<4>%s: HFC_PCM_CONN slot %d bank %d (TX) slot %d bank %d (RX) out of range
<4>%s: HW_CONF_JOIN conf %d out of range
<5>vpm_echocan_on called taps [%d] on timeslot %d
<5>vpm_echocan_off called on timeslot %d
<7>%s: PH_ACTIVATE ch %d (0..32)
<7>%s: HFC_SPL_LOOP_ON (len = %d)
<3>%s: unknown PH_CONTROL_REQ info %x
<4>%s: ERROR given dch is NULL
<7>%s: E1 TE (id=%d) newstate %x
<7>%s: E1 NT (id=%d) newstate %x
<7>%s: PH_ACTIVATE port %d (0..%d)
<7>%s: PH_DEACTIVATE port %d (0..%d)
<7>%s: change protocol %x to %x
<7>%s: E1 port is clock master (clock from PCM)
<7>%s: E1 port is clock slave (clock to PCM)
<7>%s: E1 port is clock master (clock from QUARTZ)
<7>%s: LOST sync on card %d (id=%d)
<7>%s: GOT sync on card %d (id=%d)
<3>%s:internal error ch %d has no bch
<7>%s: MISDN_CTRL_HFC_WD_INIT mode %s, counter 0x%x
<7>%s: MISDN_CTRL_HFC_WD_RESET
<7>NLP Thresh is set to %d (0x%x)
<4>mISDN: Could not get interrupt %d.
<6>HFC_multi: unknown CHIP_ID:%x
<6>HFC_multi: detected HFC with chip ID=0x%lx revision=%ld%s
<4>HFC_multi: NOTE: Your chip is revision 0, ask Cologne Chip for update. Newer chips have a better FIFO handling. Old chips still work but may have slightly lower HDLC transmit performance.
<4>HFC_multi: WARNING: This driver doesn't consider chip revision = %ld. The chip / bridge may not work.
<7>%s: changing to 128K extenal RAM
<7>%s: changing to 512K extenal RAM
<7>%s: initializing PLXSD card %d
<7>%s: slave/term: PLX_GPIO=%x
<7>%s: card %d is between, so we disable termination
<7>%s: setting PCM into slave mode
<7>%s: setting PCM into master mode
<7>%s: performing PCM auto detect
<7>HFC_multi F0_CNT %ld after reset
<7>HFC_multi F0_CNT %ld after 10 ms (1st try)
<6>controller is PCM bus MASTER
<6>controller is PCM bus SLAVE
<6>controller is PCM bus SLAVE (auto detected)
<3>HFC_multi ERROR, getting no 125us pulse. Seems that controller fails.
<6>controller is PCM bus SLAVE (ignoring missing PCM clock)
<3>HFC_multi ERROR, no clock on another Speech Design card found. Please be sure to connect PCM cable.
<7>HFC_multi F0_CNT %ld after 10 ms (2nd try)
<6>controller is PCM bus MASTER (auto detected)
<7>%s: reset off: PLX_GPIO=%x
<6>controller has given PCM BUS ID %d
<6>controller has PCM BUS ID %d (auto selected)
<7>%s: enabling DTMF detection for all B-channel
<7>%s: setting ST master clock to port %d (0..%d)
<7>aborting - %d RAM access errors
<6>ignoring missing interrupts
<3>HFC PCI: IRQ(%d) getting no interrupts during init.
<4>%s: ERROR port out of range (%d).
<7>%s: free port %d channel %d
<7>%s: free port %d channel D
<7>%s: release card (%d) entered
<7>%s: disable all channels (d and b)
<7>%s: remove instance from list
<7>%s: card successfully removed
<6>removing hfc_multi card vendor:%x device:%x subvendor:%x subdevice:%x
<7>%s: drvdata allready removed
<4>HFC-MULTI: Card '%s:%s' type %d found but type[%d] %d was supplied as module parameter
<4>HFC-MULTI: Load module without parameters first, to see cards and their types. <7>%s: Registering %s:%s chip type %d (0x%x)
<3>No kmem for HFC-Multi card
<6>HFC-E1 card has disabled D-channel, but 31 B-channels
<6>HFC-E1 card has alternating D-channel on time slot %d
<3>HFCMULTI error: silence_data too small, please fix
<6>HFC-multi: card manufacturer: '%s' card name: '%s' clock: %s
<4>HFC-multi: No IRQ for PCI card found.
<4>HFC-multi: Error enabling PCI card.
<4>HFC-multi: No IO-Memory for PCI PLX bridge found
<4>HFC-multi: failed to remap plx address space. (internal error)
<6>HFC-multi: plx_membase:%#lx plx_origmembase:%#lx
<4>HFC-multi: No IO-Memory for PCI card found
<4>HFC-multi: failed to remap io address space. (internal error)
<6>card %d: defined at MEMBASE %#lx (%#lx) IRQ %d HZ %d leds-type %d
<4>HFC-multi: No IO for PCI card found
<4>HFC-multi: failed to request address space at 0x%08lx (internal error)
<6>%s %s: defined at IOBASE %#x IRQ %d HZ %d leds-type %d
<4>HFC-multi: Invalid IO mode.
<4>Embedded IO Mode not selected
<3>%s: no memory for bchannel
<6>This board has no optical support
<7>%s: PORT set optical interfacs: card(%d) port(%d)
<7>%s: PORT set LOS report: card(%d) port(%d)
<7>%s: PORT set AIS report: card(%d) port(%d)
<7>%s: PORT set SLIP report: card(%d) port(%d)
<7>%s: PORT set RDI report: card(%d) port(%d)
<7>%s: PORT turn on CRC4 report: card(%d) port(%d)
<7>%s: PORT turn off CRC4 report: card(%d) port(%d)
<7>%s: PORT force getting clock from E1: card(%d) port(%d)
<7>%s: PORT force putting clock to E1: card(%d) port(%d)
<7>%s: PORT disable JATT PLL on E1: card(%d) port(%d)
<7>%s: PORT set elastic buffer to %d: card(%d) port(%d)
<7>%s: PROTOCOL set master clock: card(%d) port(%d)
<3>Error: Master clock for port(%d) of card(%d) is only possible with TE-mode
<3>Error: Master clock for port(%d) of card(%d) already defined for port(%d)
<7>%s: PROTOCOL set non capacitive transmitter: card(%d) port(%d)
<7>%s: PROTOCOL disable E-channel: card(%d) port(%d)
<7>%s: Registering D-channel, card(%d) port(%d)result %d
<6>%s: %s DIPs(0x%x) jumpers(0x%x)
<3>Unknown HFC multiport controller (vendor:%04x device:%04x subvendor:%04x subdevice:%04x)
<3>Please contact the driver maintainer for support.
<6>mISDN: HFC-multi driver %s
<3>%s: Wrong poll value (%d).
<3>error registering embedded driver: %x
<3>error registering pci driver: %x
<3>HFC-multi: Spurious interrupt!
<7>%s: reread STATE because %d!=%d
<7>%s: S/T newstate %x port %d
<7>%s: E1 (id=%d) newstate %x
<7>%s: (id=%d) E1 now in clock sync
<7>%s: (id=%d) E1 lost clock sync
<7>%s: (id=%d) E1 now in frame sync
<7>%s: (id=%d) E1 lost clock & frame sync
<7>%s: (id=%d) E1 lost frame sync
DTMF ready %08x %08x %08x %08x %08x %08x %08x %08x
<7>%s: got V_IRQ_PROC - this should not happen
TRANS HDLC <7>using provided controller
<7>Schedule SYNC_I
<7>Schedule jatt PLL
<7>%s: entered
<7>%s: release PLXSD card %d
<7>%s: PCM off: PLX_GPIO=%x
<7>%s: done
<7>%s: %s
<7>%s: No mem for rx_skb
COMPLETE fragment <7>%s: CRC-error
<7>%s: No mem
<7>%s(card %d): %02x
<7>%s: protocol not known %x
<7>%s: cmd:%x %p
<7>%s: HW_FEATURE request
<7>%s: HFC_PCM_DISC
<7>%s: HFC_CONF_JOIN conf %d
<7>%s: HFC_CONF_SPLIT
<7>%s: HFC_ECHOCAN_ON
<7>%s: HFC_ECHOCAN_OFF
<4>%s: unknown Op %x
<4>%s: unknown prim(%x)
<7>%s: start dtmf decoder
<7>%s: HFC_SPL_LOOP_OFF
<7>%s: S/T TE newstate %x
<7>%s: S/T NT newstate %x
<7>%s: E1 report state %x
<7>%s: PH_DEACTIVATE no BRI
<7>%s: dev(%d) open from %p
<7>%s: E1 port is NT-mode
<7>%s: E1 port is TE-mode
<7>%s: ST port %d is NT-mode
<7>%s: ST port %d is TE-mode
%s: done
<4>%s:cannot get module
<7>%s: dev(%d) close from %p
MANUAL AUTO <7>%s: unknown command %x
<7>VPM: Chip %d: ver %02x
<7>VPM: A-law mode
<7>VPM reg 0x20 is %x
HFC-multi <7>%s: IRQ %d count %d
(old FIFO handling) <7>%s: term off: PLX_GPIO=%x
<7>%s: master: PLX_GPIO=%x
<7>%s: slave: PLX_GPIO=%x
<7>%s: setting double clock
<5>Setting GPIOs
<5>calling vpm_init
<7>r_irqmsk_misc.2: 0x%x
<7>addr:%x val:%x should:%x
<7>%s: free irq %d
<7>%s: done (err=%d)
<7>%s: HW_RESET_REQ no BRI
<7>%s: HW_DEACT_REQ no BRI
<7>%s: HW_POWERUP_REQ no BRI
<7>%s: entered for port %d
<7>%s: releasing port=%d
<7>%s: done!
<7>%s: delete instance
<3>too many cards (max=%d).
<5>Watchdog enabled
normal double hfcmulti <3>too many ports (max=%d).
<3>%s: no memory for coeffs
hfc-e1.%d xhfc.%d-%d hfc-%ds.%d-%d <6>%s: %s DIPs(0x%x)
HFCMulti <3>init card returns %d
<6>%d devices registered
2.03 <7>%s: init entered
<7>Enable SYNC_I
<7>Enable jatt PLL
<7>Enable QUARTZ for HFC-E1
<7>%s: nt_timer at state %x
LOS detected LOS gone AIS detected AIS gone bit SLIP detected RX bit SLIP detected TX RDI detected RDI gone <7>%s: dtmf detection irq
<7>%s: dtmf channel %d: %04x <7>%s: No memory for skb
beroNet GmbH HFC-1S Card (mini PCI) HFC-2S Card HFC-2S Card (mini PCI) HFC-4S Card HFC-4S Card (mini PCI) Cologne Chip AG HFC-4S Eval (old) HFC-4S IOB4ST HFC-4S Digium Inc. HFC-4S Swyx 4xS0 SX2 QuadBri Junghanns.NET GmbH HFC-4S (junghanns 2.0) PrimuX HFC-2S Primux Card HFC-8S Card HFC-8S Card (+) HFC-8S Eval (old) HFC-8S IOB4ST Recording HFC-8S IOB8ST HFC-8S HFC-E1 Card HFC-E1 Card (mini PCI) HFC-E1+ Card (Dual) HFC-E1 Card (Dual) HFC-E1 Eval (old) HFC-E1 IOB1E1 HFC-E1 HFC-4S Speech Design HFC-E1 Speech Design HFC-4S OpenVox HFC-2S OpenVox HFC-8S OpenVox XHFC-4S Speech Design HFC-8S (junghanns) hfc_multi } } } } 0 8 H P z/ 0 2 2 ( H9 0 ; 8 B @ zD H 'E P F X =G ` J h ZK p eK x Z Z ?x y { Ć ʇ Շ P d ֓ # C c ) o & j ( 0 8 6 @ H P ٟ X
` p h } p x * O parmtype=hwid:uint parmtype=port:array of uint parmtype=iomode:array of uint parmtype=dslot:array of int parmtype=pcm:array of int parmtype=type:array of uint parmtype=clockdelay_nt:uint parmtype=clockdelay_te:uint parmtype=timer:uint parmtype=clock:int parmtype=poll:uint parmtype=debug:uint version=2.03 license=GPL author=Andreas Eversberg srcversion=2216CEBAD3B1DAC051F157F alias=pci:v00001397d000030B1sv*sd*bc*sc*i* alias=pci:v00001397d000016B8sv*sd*bc*sc*i* alias=pci:v00001397d000008B4sv*sd*bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B553bc*sc*i* alias=pci:v000010B5d00009030sv00001397sd00003137bc*sc*i* alias=pci:v000010B5d00009030sv00001397sd00003136bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000C523bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B523bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd000030B1bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B564bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B565bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B56Abc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B563bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B55Bbc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000E998bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B622bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B552bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B522bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B521bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd000016B8bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B56Bbc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B562bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000E884bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000E888bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd00001234bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B550bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B540bc*sc*i* alias=pci:v0000D161d0000B410sv0000D161sd0000B410bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B620bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B520bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd000008B4bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B568bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B560bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B569bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B566bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B567bc*sc*i* depends=mISDN_core vermagic=2.6.32-358.el6.x86_64 SMP mod_unload modversions ( 8
@ H P `
h p
x 0
@
p
( 0 8 @ P X ` h x e ( 50 U8 u@ H EP X u` h % p Q x % 5 e B
(
E u . 2& 3 4 =5 < ( ^@ 0 E 8 I @ V H Z P j X m} ` h B p x : @#R module_layout )@ mISDN_register_clock __request_region 9O per_cpu__current_task ' get_next_bframe i param_get_int c del_timer y dev_set_drvdata ˑ malloc_sizes .Ǣ recv_Bchannel pci_disable_device ʺ5 queue_ch_frame s8 _spin_lock v schedule_work fC param_array_get __const_udelay &j init_timer_key ]6EW recv_Dchannel _a1 pci_bus_write_config_word %K param_set_int *q _spin_lock_irqsave 'wE param_array_set C __list_add #; skb_trim k mISDN_clear_bchannel jH) per_cpu__cpu_number ἦ skb_queue_purge Yu ioport_resource _}g recv_Bchannel_skb V1 get_next_dframe cs printk Tެ __tracepoint_module_get ! dchannel_senddata 9 mcount mISDN_unregister_device [D! list_del yK _spin_unlock_irqrestore m request_threaded_irq
v= mISDN_initbchannel Ά bchannel_senddata
@] mISDN_clock_update q module_put iB% __alloc_skb 5B ioremap_nocache __stack_chk_fail param_get_uint ?, schedule_timeout 4a| __release_region 5h pci_unregister_driver D kmem_cache_alloc_trace z2 __per_cpu_offset z kfree dl# memcpy H̅2 param_set_uint y mISDN_freebchannel 0Ё mISDN_register_device l1_event S9 iounmap _ __pci_register_driver Σ recv_Dchannel_skb p confirm_Bsend ۞ snprintf
{ mISDN_initdchannel %
consume_skb ,Gv mISDN_freedchannel ,~{ skb_put * pci_enable_device <
dev_get_drvdata mISDN_unregister_clock ث
free_irq ~ create_l1 l c 0 _
8 @ Ъ H g f i ` h a a @ P 4 b k ! " R " [ 0 c 0 j 0 e 0 d 0 0 0 # 0 # 0 61 0 71 0 S 0 ` 8 X x P 8 X @ x p 8 0 X ` x ` 8 P X x @ p hfcmulti H d module.sig F Q&
j@ +N@c={.ɬ ] ( H
! + @ : ` 2 J ! Y g u 0 @ p
$ - 5 @ O c P r 0 0 t ! p$ K ) |
@7 08 8 E & 5 @ A P C ` o z I l M 0 Y ^ " 1 P @ p^ I `n S 5 f s {
@ Њ ]
0 d
> " 0 8 = @ A H ` N W \
k q Ъ q ` 0
@ * ( 7 H Z ( ( g x 0 @ P (
0 ` x ( 0
@
0 ( ( 4 p
D
0 T f ( s
0 (
(
+ > @ ( L ^ d w h ( @ ( ` ( t
, ; J T # h + w @ + + 9 9 @ 9 9 9 9 @ 9 9
9 9 + @ 9 : 9 I 9 X 9 g @ 9 v 9 9 9 @ 9 9 9 9 @ 9 9 9
9
@ 9 *
9 9
9 H
9 W
@
9 f
9 t
9
;
" 5 A T 0 b k y > $ 5 L b s P!
.
C
[
d
|
( 3 x B R e s @ o " 2 3 A N U P L d t ~ hfcmulti.c HFC_outb_pcimem HFC_inb_pcimem HFC_inw_pcimem HFC_wait_pcimem HFC_outb_regio HFC_inb_regio HFC_inw_regio HFC_wait_regio write_fifo_regio write_fifo_pcimem read_fifo_regio read_fifo_pcimem hfcmulti_dbusy_timer clockctl hfcmulti_tx debug poll __func__.46656 hfcmulti_resync HFClock plx_lock HFClist syncmaster __func__.45677 release_io_hfcmulti __func__.45793 _queue_data.clone.0 signal_state_up __func__.47085 hfcmulti_rx __func__.46904 hfcmulti_leds mode_hfcmulti __func__.47584 deactivate_bchannel hfcmulti_pcm hfcm_bctrl __func__.48343 __func__.48240 handle_bmsg __func__.48137 ph_state_change __func__.48377 poll_timer nt_t1_count handle_dmsg __func__.48015 open_dchannel clockdelay_te hfcm_l1callback clockdelay_nt __func__.48607 __func__.48462 __func__.45769 hfcm_dctrl __func__.48710 __func__.48767 __func__.48668 vpm_init init_card hfcmulti_interrupt plxsd_master PCM_cnt __func__.45867 __func__.48833 __func__.47905 release_port __func__.48996 release_card __func__.49107 HFCmulti_cleanup hfcmultipci_driver hfc_remove_pci __func__.49579 hfcmulti_init HFC_cnt type pcm iomode dslot Port_cnt port __func__.49161 clock __func__.49283 __func__.49368 hfcmulti_probe HFCmulti_init __func__.49659 hwid hfcm_map __func__.47107 __func__.47285 irq_proc_cnt.47447 __func__.47443 __func__.46518 __mod_hwidtype235 __param_hwid __param_str_hwid __mod_porttype234 __param_port __param_str_port __param_arr_port __mod_iomodetype233 __param_iomode __param_str_iomode __param_arr_iomode __mod_dslottype232 __param_dslot __param_str_dslot __param_arr_dslot __mod_pcmtype231 __param_pcm __param_str_pcm __param_arr_pcm __mod_typetype230 __param_type __param_str_type __param_arr_type __mod_clockdelay_nttype229 __param_clockdelay_nt __param_str_clockdelay_nt __mod_clockdelay_tetype228 __param_clockdelay_te __param_str_clockdelay_te __mod_timertype227 __param_timer __param_str_timer timer __mod_clocktype226 __param_clock __param_str_clock __mod_polltype225 __param_poll __param_str_poll __mod_debugtype224 __param_debug __param_str_debug __mod_version223 __mod_license222 __mod_author221 hfmultipci_ids hfcmulti.mod.c _rheldata __mod_srcversion135 __mod_alias133 __mod_alias132 __mod_alias131 __mod_alias130 __mod_alias129 __mod_alias128 __mod_alias127 __mod_alias126 __mod_alias125 __mod_alias124 __mod_alias123 __mod_alias122 __mod_alias121 __mod_alias120 __mod_alias119 __mod_alias118 __mod_alias117 __mod_alias116 __mod_alias115 __mod_alias114 __mod_alias113 __mod_alias112 __mod_alias111 __mod_alias110 __mod_alias109 __mod_alias108 __mod_alias107 __mod_alias106 __mod_alias105 __mod_alias104 __mod_alias103 __mod_alias102 __mod_alias101 __mod_alias100 __mod_alias99 __mod_alias98 __module_depends ____versions __mod_vermagic5 create_l1 free_irq mISDN_unregister_clock cpld_set_reg disablepcibridge dev_get_drvdata pci_enable_device skb_put mISDN_freedchannel consume_skb mISDN_initdchannel __this_module snprintf confirm_Bsend cpld_read_reg recv_Dchannel_skb __pci_register_driver iounmap l1_event mISDN_register_device mISDN_freebchannel cleanup_module param_set_uint enablepcibridge memcpy kfree __per_cpu_offset kmem_cache_alloc_trace pci_unregister_driver __release_region init_module schedule_timeout param_get_uint __stack_chk_fail ioremap_nocache __alloc_skb module_put mISDN_clock_update vpm_out bchannel_senddata __mod_pci_device_table mISDN_initbchannel request_threaded_irq _spin_unlock_irqrestore list_del mISDN_unregister_device mcount dchannel_senddata __tracepoint_module_get printk get_next_dframe recv_Bchannel_skb ioport_resource skb_queue_purge per_cpu__cpu_number mISDN_clear_bchannel skb_trim __list_add cpld_write_reg param_array_set _spin_lock_irqsave param_set_int pci_bus_write_config_word recv_Dchannel init_timer_key __const_udelay plxsd_checksync param_array_get schedule_work _spin_lock readpcibridge queue_ch_frame pci_disable_device vpm_read_address recv_Bchannel malloc_sizes vpm_in writepcibridge dev_set_drvdata del_timer param_get_int get_next_bframe vpm_write_address per_cpu__current_task __request_region mISDN_register_clock hfcmulti.ko.debug -+ .rodata.str1.1 .rodata.str1.8 .rela.data .rela.devinit.data .rheldata .rela.rodata .symtab .strtab .shstrtab .rela__mcount_loc .note.gnu.build-id .rela.gnu.linkonce.this_module .note.module.sig .gnu_debuglink .rela__param .modinfo .rela.smp_locks __versions .rela.altinstructions .bss .altinstr_replacement .rela.text .rela.init.text .rela.exit.text .rela.devexit.text @ $ 9 p 4 ( " @I T XI > O I " d (J _ J P " D L ? 0N " L R # G (] " 2 h 8 2 i
\ " H " @ [ " s n " = @ ` $ 0 " / * ` " 0 0 " ` T @ x # \ d r