ELF > @ @ , + GNU cS9dzn32cM UHSH 1HH HCf HC0H 1 HCfPHCfpH 1 HCfP HCpH 1 HCP(HCp$H 1 HCP*HC@p)H @1 HCfP,HC@p+H @1 HCP0HC@p.H @1 HCP8HCp4H 1 HCf HCfp1H uH 1 H[HCPXHCpTH 1 fffff. UH H fff. UHH H]LeLm L AA$ v;H H IT$fR>Et5fxf IL$fQ>HH H]LeLmf fyfIL$fQ>ff. UHH H]LeLm H L AH A$ u Eu>IT$R4IL$Q4IL$Q8HH H]LeLmf. IT$R4IL$Q4IL$Q8 UHH H]LeLm E1L H L uHSDj$A HL C
u 1EH]LeLm 1EH]LeLmfUHH H]LeLm L AHL Et-HSR(HKQ(LH H]LeLm HSR(HKQ(ffff. UHHH $Ld$ H IH A$ HH H $Ld$f UHo tf D fffffff. UHAWAVAUATSH GHAtHG@$ txG tHCD`4EHCDp/AukHC@/DAd u# ItVXA HC@/DuC
tHC@4HCD`4HCD`8H[A\A]A^A_ ǃ HC DH Hp1 H3뺐UHH0H]LeLmLuL} HAL f{ xHC@4HS$?B4HSB8H{ H{0 E { H H v H` H L Hp Hx Hǃp Hǃx LeH]LmLuL} D L L H Iu'LL D H-HC H Hp1 H LH @ offff. UHSH HuHC@4 HSB4HSB8H[ @ UHSH ftC = = = = t= u 18 tY tSWu HO1҈Q)WtHWB)HWB)G
t f D XA H HuX[HWB)
닸 f UHAUATSH 9 HA HGH Ht C
HS1fB,E L 1ҹ A9 % ЃHSfB,HCf@,A uL @ XA HCf@,u2IuHC H Hp1 HH[A\A] HSfB,D H[A\A] 1҉A9rE D HCfP>fҸ < f D t 1҉A9rȁ ȃ! 1 1҉A9s
Ƀu% ȃ UHH H $Ld$Ll$Lt$ L H IL IM A|$ A4$HA|$ S At$HHCP(AD$ < < AL$
ЃE FHSfR>f HKA(AT$
πW DHSfB>HCf@>AT$
t/ m t Df HSfR,HKfQ,HSfB> Hǃ Ct
HLL H $Ld$Ll$Lt$f. Hcf D HS1B8Hf{ aHC@4HS B4HSB8E8 v c HSB(7 @ HSfR,HKfQ,HSB( Hǃ ~uf UHATS H vHCfP>F tu<tK1[A\ @ HCfP>| HCf@>tH 1 D HCf@,HKfA,HC@$ u_HCfP>| HCf@>t9HCf@,HSfB, HC@$% = 5HCD`)HCAD`) A HCD`)H 1 f UHAWAVAUATSH HH Lg H/HCf ҃ Z C HCDp@E1탻 vHCDhDC A @ 5 A ( @ % t HCH@HtHЅ uHC HC(HS(H H LƉ i@B u HCH@He HЉ D? u HCH@ H HЉ Ey i D% t IDŽ$0 A$< C
r HCH8 d H@HW HA$8 IDŽ$` C
@u IDŽ$` A t I$` f{ y I$` At I$` A I$` At I$` A t At I$` A t I$` A@t I$` D ɉT t T A ADX ADŽ$D HCPHA A$D A t) = A$D ~ I$` A Y A$D I$` HH @ I$` H @ I$` ǃ fADŽ$p fADŽ$r ADŽ$x % A$l C
ADŽ$| A$| CL L HH L% % A$ HH L H 11Hǃ H v5H8 H H` 11 H Hǃx { MD$1Iٹ H AuvHL IL$LH 1 Lk0C8 Hs0ID$HCH HCxI<$ Al H{ H L L HD[A\A]A^A_f. GL D0 t @ @ ? f D he J D
A$8 A$< oI$` | H I$` D A$D A$D
0 A$D /I$` f D ATI$` C D D A$| fA$p l @ H5 Hp H5 Hp Hx H H f. D% ? /f. A$8 H A$D I$` y @ A$8 f. C It$H 1A It$H 1 H A It$H A L I uI H LEI$It$H HHH1 f{ fHC@4HS B4HSB8JIt$H 1 ADŽ$| Hx It$H 1 BIt$H A It$H 1 f= 9 ,H H H 1 Cf= H H H 1 f= H H H 1 CW H @I$` fff. UHH H $Ld$Ll$Lt$ L HL H I L u1IDH EtsC H HHǃ Hǃ Hǃ LL H{ L H $Ld$Ll$Lt$ÐIFHt!D@EwH@ Ht x cCZw D Hǃ ; UHH H]LeLm L HL IHC@$ u
H u/LL H{ H H]LeLmHC H Hp1 HC H Hp1 H߾ H߾ uH H H @ (i UHHH $Ld$ HHIt5A$ H HHHt H HP H $Ld$þx H UHSH HtHGH@HtHC { 1Iٹ H L@ t
H[ HH{ uf{ y, vDT EtDX Eu fHSR4HKQ4HKQ8 wffff. UHSH f HxHG@4HW$?B4HWB8 v
T u.H{ u{ HމE EH[f X uH` u ߋuff. UHAWAVAUATSHh HuH Ho HEHx( A H H@HtDHMȃH9H DDHC@$DA
u*f. I
XA HC@$DuH5 H H' H HEH L`(
M AD$ AT$ʁ
H{ ;| @ = 1 s L AL$D 1AMbAA$Aс c 1Ҹ } 19v> D 9L uHw1H HCP. t S ID$8E1E9l$0 H
HA @ AD$% ɃMHC Lx L(M I H LLx H LH H H E1LDEH)ȹ H40ALI HC L H8HJ H H: H@`H LЅ I|$8E|$0H}HC L(M% M M E~$HE1H] @ H A9H]E1MDHuLAV l Hx Lp HEH HUIL$8 E1LeIeH% H-? EH]HEHEI^Efك
H}LcG % HE% IH}HG H Hm۶m۶mHH HHH HAFHHH H H}LcHLMLx HUj MLxH}% HELA)HAEHEHAEHEHAEEAE AMAE AE !AEHEIHEHA]HAEHHAEHHA AE. DEeAE AE !AEHUILH+p H= & LA HMID;l VLeHC T AE AE AE AE AE AE AE AE AD$t=HC H L(M I H H@8HtM LHC L(MLp - I H LLx H LH H H E1LA H)ȹ H40ALI HC L H8H H H H@`H_ LЅ H HSBX D t%HC@( HSDB( uhH AT$0H It$8@% Ƀ AD$ h u$HC@4%HS0B4HSB8" D HC@4HS
B4HSB8AD$HSf%pfBAD$ HSfBHUȋBHSBHMLa(MtSH Y A|$ vC% &AD$E EHSfB H}ȋWЃ
1uOEHUEHz( f% HSfBHh[A\A]A^A_ D uЃ뛋 $S WAD$% }ID$8E|$0HEHC L(M M M E~#HE1H] H A9H]E1MDHuLAV O ID$8HS@ Xf D Sc'ID$8E1E;l$0= @ HA f DA @ @A 8-H}ȋG? H HC AT$0It$8H8Hn H H^ H@(HtE1MHC H8HH L H H< H@Ht
E1M о H L5 5L;p AM1L9- 1L9- H H 4H _H L5 HC H Hp1 H H}G H H H H { H H H HC H Hp1 HEH @ C: H H HxM MHx H @ u= uQ H f= y tH H H 1 f= y tH H H 1 { UHH`H]LeLmLuL} H IHx HLJ tM CS0Hs8% HG ɃH8H H H H@(HtE1DCEuaC CCHs H {t LV LIHs LH]LeLmLuL} C C% EHG H H8HF H H6 H@HtE1 ID$ H8HI$ H H H@HtE1M ID$ H8C HS0Lk8 H H H@PHt LMLk8E$l E1M$x E eH% H-? H]HEHEIU % H% IE HMHA H Hm۶m۶mHH HHAMH HHHH H L)HHc H}o H% ILA E;$l I9H]Lk8ID$ H8HS0 H H} H@(HvE1MLDCEg I$ f D H $ @ Lk8fH @ H @ H w @ H ' H H HEHU HUHEf. UHSH H HH PtptZ 1HOHK HcLtDH HHCDD HD DtH f D HWRPH @ H t u%H Hx( t-Hǃ H[ D H@H Hx( u uH UHH H]LeLm L HL H IuLL H]LeLmHC H Hp1 HH Ht@HH HtH @ UH H UHAWAVAUATSH( L HL HCD`0AT$1E1 D% B EEA?A [ EA: p EAA EEAA DA Lffft H[ 1H0 HP0H H(D[A\A]A^A_ D HCD`0A tHCf@ă? H H A @H DPEM A0t A( AH ! HSB0 H D HCDx0H H% A tW@ H DX E @tHx( AAH4 A t@ H A @ u+A HCf@ă? H @HC HSH H H h vP EA A C t
x DDH DuDeLmHEHC@$D^ C
H @ H H P% HE% H 11IAIHf D H H} # I$0 I$( H9HFH)HI$8 tM ID*AHtHA +HC H Hp1 H @H H^ @T AJ HLH} H}% h h DuDeLmf= H H H 1 lIL$Di A H H P% HE% H7E11IEIH
HH} tiI$0 I$( H9HFH)HI$8 t2B IHHA It
HuHuIL$Dq E1E1Ht e H8 ǃP 1ɺ eC @ f D @HC DH Hp1 H:HCDp0Sf= HC EH H H HH1 HC H Hp1 HS B0f= K >H H H 1 HC DH Hp1 HbBf= H H H 1 H f= H H H 1 H HC DH Hp1 Hffff. UHAWAVAUATSH HHH { HH HH HCfP>ЃtW J HC@fP>HCP4HCP4!HS B4HSB8L01 LpHE HE LHE HE HH H8 A eH% HIOH(Dž$( H IHGf 1L MHE HE HHE HE HE r HEDž0 Dž4 DžH5 DžL @p HDžX DžP LeH HCfP HCfH LH!Hǃ Hǃ Hf ff{ 2 P HH HDžp HE HxHMHMH( LH P HtIVHRu
H HuH(L { H P ǃP HCfP>XA $f" "I@,M $ E1䋃 uT ߉ X Et DT EtDX EDDHC@4HS B4HSB8Hf ff{ fH f ff{ E1 H D[A\A]A^A_ D$E~"HS$fB>E1 X i H H` H H @ 1| D DT H H` Ai H H 1 HCf@>$?HSfB>ApH 1A WUHH0H]LeLmLuL} L H IIL H I C t!I|$ tID$H@ ID$ CfL xHC@$ tM uDHC@$ tt_I4$HsLL H]LeLmLuL}fH H @ uH fLL LL L Iw H
h 3 = T a w 0 `
& @ M b P i % I u e ~
+ r \ ) x 2 w F g R g s { u u @ $ Z B ~ & C p N |
(
v
C R Y Z % ; / G ^ c s ` p0 6 k g ( 0 * { 8 | G { 0 0 0 7 H S d p o | ; @ D u u , 3 S ^ o x v J P H ( " P % r 3 P : A P H * 6 i , 7 B H M ~
= p0 F e ) g U & z # z &! i! t! ! t " " # z # z $ & 1' ' ' .( 3( F( h k( l |( l ( h ( h ( h ( h ( h ( ( ) h ) ) () -) 9) h N) S) v) @ ) ) ) ) ) ) ) * 1* O* h [* d* n* ` u* h |* * * * * ` * * x * * , , , p- t - - . h 3. h C. h S. h c. h x. . . / / / / 0 0 0 0 0 ]1 } 22 2 J3 3 3 4 64 4 f 4 4 5 5 :5 G5 : U5 \5 c5 j5 5 5 5 5 Y6 6 y 6 6 6 6 6 s 6 7 7 !7 ,7 D7 Q7 _7 } f7 P m7 t7 7 7 7 7 7 7 7 h 7 7 7 b 8 8 y 8 @ 8 78 p B8 u8 8 8 d9 v: v : : : r : ; m ; %; ]; < v 4< v < < < < < = )= H
6= ]= y= > H> W> g> > > UH UH 1H H 1 1 @ sdhci_add_host sdhci_prepare_data sdhci_irq sdhci_cmd_irq sdhci_transfer_pio sdhci_read_block_pio sdhci_write_block_pio debug_quirks @= `
P 0 8
@ `8 H <6>sdhci: Secure Digital Host Controller Interface driver
<6>sdhci: Copyright(c) Pierre Ossman
<7>sdhci: ============== REGISTER DUMP ==============
<7>sdhci: Sys addr: 0x%08x | Version: 0x%08x
<7>sdhci: Blk size: 0x%08x | Blk cnt: 0x%08x
<7>sdhci: Argument: 0x%08x | Trn mode: 0x%08x
<7>sdhci: Present: 0x%08x | Host ctl: 0x%08x
<7>sdhci: Power: 0x%08x | Blk gap: 0x%08x
<7>sdhci: Wake-up: 0x%08x | Clock: 0x%08x
<7>sdhci: Timeout: 0x%08x | Int stat: 0x%08x
<7>sdhci: Int enab: 0x%08x | Sig enab: 0x%08x
<7>sdhci: AC12 err: 0x%08x | Slot int: 0x%08x
<7>sdhci: Caps: 0x%08x | Caps_1: 0x%08x
<7>sdhci: Cmd: 0x%08x | Max curr: 0x%08x
<7>sdhci: ADMA Err: 0x%08x | ADMA Ptr: 0x%08x
<7>sdhci: ===========================================
<3>%s: Reset 0x%x never completed.
<3>%s: Controller removed during transfer!
<3>%s: Internal clock never stabilised.
<6>sdhci: Switching to 3.3V signalling voltage failed
<6>sdhci: Switching to 1.8V signalling voltage failed, retrying with S18R set to 0
<3>%s: Unknown controller version (%d). You may experience problems.
<4>%s: No suitable DMA available. Falling back to PIO.
<4>%s: Unable to allocate ADMA buffers. Falling back to standard DMA.
<3>%s: Hardware doesn't specify base clock frequency.
<3>%s: Hardware doesn't specify timeout clock frequency.
<3>%s: Hardware doesn't report any support voltages.
<4>%s: Invalid maximum block size, assuming 512 bytes
<6>%s: SDHCI controller on %s [%s] using %s
sdhci [%s()]: Controller doesn't have SDMA capability
sdhci [%s()]: Disabling DMA as it is marked broken
sdhci [%s()]: Disabling ADMA as it is marked broken
<3>%s: Card removed during transfer!
<3>%s: Controller never released inhibit bit(s).
<4>%s: Too large timeout requested!
<3>%s: Unsupported response type!
sdhci [%s()]: Reverting to PIO because of transfer size (%d)
sdhci [%s()]: Reverting to PIO because of bad alignment
<3>%s: Timeout waiting for hardware interrupt.
<3>%s: Got command interrupt 0x%08x even though no command operation was in progress.
<3>%s: Got data interrupt 0x%08x even though no data operation was in progress.
<3>%s: Card is consuming too much power!
<3>%s: Unexpected interrupt 0x%08x.
sdhci [%s()]: *** %s got interrupt: 0x%08x
sdhci [%s()]: Cannot wait for busy signal when also doing a data transfer sdhci [%s()]: PIO transfer complete.
<6>sdhci: Timeout waiting for Buffer Read Ready interrupt during tuning procedure, falling back to fixed sampling clock
<6>sdhci: Tuning procedure failed, falling back to fixed sampling clock
<7>sdhci: Host ctl2: 0x%08x
drivers/mmc/host/sdhci.c %s:: ADMA PIO DMA <3>%s: Resetting controller.
<3>%s: ADMA error
sdhci [%s()]: PIO reading
sdhci [%s()]: PIO writing
sdhci / 2 /3 1> W O 4 U ` B) ` ) ` $ ) ( ` 0 ) 4 ` < * @ ` H
* L ` T l. X ` ` / d ` l O6 p ` x e6 | ` 7 ` . 0 / . 0 / . 0 / . 0 f! q! " 0 , @ , P - ` 3 p 4 5 5 5 } } } } 81 l: 0 < 8 H '< P parm=debug_quirks:Force certain quirks. license=GPL description=Secure Digital Host Controller Interface core driver author=Pierre Ossman parmtype=debug_quirks:uint srcversion=54084C9EB0AFEC9BC20953C depends=mmc_core vermagic=2.6.32-696.20.1.el6.x86_64 SMP mod_unload modversions $ q ( " 0 8 1 @ H B P X T o s n ( sdhci_free_host sdhci_remove_host sdhci_add_host sdhci_alloc_host sdhci_resume_host sdhci_suspend_host 5 u ( 0 8 @ H j P X ` h 8 p x ( , - . 6 m; @#R module_layout o< disable_irq 9O per_cpu__current_task ̥< mmc_detect_change c del_timer =u led_classdev_register
mmc_free_host '| autoremove_wake_function g mmc_resume_host ˑ malloc_sizes =+ dynamic_debug_enabled2 s8 _spin_lock mmc_suspend_host 'd __dynamic_pr_debug ? sg_next __const_udelay &j init_timer_key *q _spin_lock_irqsave h} jiffies __init_waitqueue_head del_timer_sync \ sg_miter_start cs printk __tasklet_schedule sg_miter_stop 9 mcount R0 warn_slowpath_null m per_cpu__kernel_stack yK _spin_unlock_irqrestore tasklet_init c EE mod_timer m request_threaded_irq sg_miter_next K"y tasklet_kill NOvx pv_irq_ops G usleep_range ; msecs_to_jiffies param_get_uint ?, schedule_timeout dynamic_debug_enabled mmc_add_host OG mmc_alloc_host 8|l& wake_up_process D kmem_cache_alloc_trace G) __phys_addr T.d __wake_up sdc mmc_remove_host 81@ led_classdev_unregister enable_irq z kfree dl# memcpy /3 prepare_to_wait H̅2 param_set_uint "&˜ finish_wait o`u bad_dma_address ۞ snprintf * mmc_request_done ҁn dma_ops ث
free_irq ( ( ( ( ( ( ( b ( v ( ( * P ( 0 P 8 @ H P X P ` h x ` ` h s } P ( 0 @ H P X y h p x sdhci | p ` d module.sig ^ Zkk
Bh)h zy >xYW` 2