? debug mrrs dropless_fc int_mode disable_tpa num_queues multi_mode bnx2x_init_mod_abs_int bnx2x_get_mod_abs_int_cfg bnx2x_populate_int_phy bnx2x_set_xgxs_loopback bnx2x_cl45_read bnx2x_set_mdio_clk bnx2x_cl45_write bnx2x_link_settings_status bnx2x_get_link_speed_duplex bnx2x_flow_ctrl_resolve bnx2x_direct_parallel_detect_used bnx2x_update_adv_fc bnx2x_pause_resolve bnx2x_check_fallback_to_cl37 bnx2x_restart_autoneg bnx2x_xgxs_config_init bnx2x_program_serdes bnx2x_initialize_sgmii_process bnx2x_warpcore_power_module bnx2x_set_epio bnx2x_set_warpcore_loopback bnx2x_sfp_e3_set_transmitter bnx2x_warpcore_read_status bnx2x_ext_phy_update_adv_fc bnx2x_cl22_read bnx2x_warpcore_config_init ? ) I
J < ` @ @ bnx2x_warpcore_set_lpi_passthrough bnx2x_warpcore_set_sgmii_speed bnx2x_warpcore_config_sfi bnx2x_sfp_module_detection bnx2x_get_edc_mode bnx2x_verify_sfp_module bnx2x_power_sfp_module bnx2x_set_sfp_module_fault_led bnx2x_set_e3_module_fault_led bnx2x_set_e1e2_module_fault_led bnx2x_8726_set_limiting_mode bnx2x_sfp_set_transmitter bnx2x_sfp_e1e2_set_transmitter bnx2x_warpcore_enable_AN_KR t a bnx2x_ext_phy_set_pause bnx2x_calc_ieee_aneg_adv bnx2x_warpcore_enable_AN_KR2 6W 8 77u 9W ; :7u p
r d t {W Sdd TP1 UP1 VW W bnx2x_disable_kr2 6v 8G 7 9v ;G : p r ` t { S T
U
V W bnx2x_populate_ext_phy bnx2x_get_ext_phy_config bnx2x_7101_read_status bnx2x_7101_config_init bnx2x_wait_reset_complete bnx2x_save_spirom_version bnx2x_cl22_write bnx2x_5461x_set_link_led bnx2x_54618se_config_loopback bnx2x_54618se_read_status bnx2x_eee_an_resolve bnx2x_54618se_config_init bnx2x_eee_set_timers bnx2x_eee_advertise bnx2x_84833_hw_reset_phy bnx2x_save_848xx_spirom_version , / 2 +/ bnx2x_848x3_config_init bnx2x_848xx_pair_swap_cfg bnx2x_84858_cmd_hdlr bnx2x_84833_cmd_hdlr bnx2x_848xx_cmn_config_init bnx2x_8483x_enable_eee bnx2x_8483x_disable_eee bnx2x_848xx_set_link_led bnx2x_link_int_enable bnx2x_848xx_read_status bnx2x_8727_specific_func bnx2x_set_disable_pmd_transmit bnx2x_8727_read_status bnx2x_8727_handle_mod_abs bnx2x_wait_for_sfp_module_initialized bnx2x_warpcore_read_sfp_module_eeprom bnx2x_bsc_read bnx2x_bsc_module_sel bnx2x_8727_config_speed bnx2x_8727_config_init bnx2x_8726_config_loopback bnx2x_8726_link_reset bnx2x_8726_read_status bnx2x_8706_8726_read_status bnx2x_8726_config_init bnx2x_8706_config_init bnx2x_common_ext_link_reset bnx2x_8705_read_status bnx2x_8705_config_init bnx2x_8073_link_reset bnx2x_8073_read_status bnx2x_8073_xaui_wa bnx2x_8073_resolve_fc bnx2x_8073_config_init bnx2x_8073_set_pause_cl37 bnx2x_fan_failure_det_req bnx2x_period_func bnx2x_analyze_link_error bnx2x_sync_link bnx2x_check_kr2_wa bnx2x_kr2_recovery bnx2x_get_epio bnx2x_warpcore_config_runtime bnx2x_sfp_tx_fault_detection bnx2x_common_init_phy bnx2x_ext_phy_common_init bnx2x_8073_common_init_phy bnx2x_8073_8727_external_rom_boot bnx2x_8727_common_init_phy bnx2x_8726_common_init_phy bnx2x_84833_common_init_phy bnx2x_set_xmac_rxtx bnx2x_link_reset bnx2x_rearm_latch_signal bnx2x_phy_init bnx2x_check_lfa bnx2x_avoid_link_flap bnx2x_umac_enable bnx2x_xmac_enable bnx2x_xmac_init bnx2x_emac_enable bnx2x_bmac2_enable bnx2x_update_pfc_bmac2 bnx2x_bmac1_enable bnx2x_emac_init set_phy_vars bnx2x_emac_program bnx2x_xgxs_deassert bnx2x_serdes_deassert bnx2x_link_initialize bnx2x_reset_unicore bnx2x_set_parallel_detection bnx2x_phy_probe bnx2x_phy_def_cfg bnx2x_handle_module_detect_int bnx2x_read_sfp_module_eeprom bnx2x_8727_read_sfp_module_eeprom bnx2x_8726_read_sfp_module_eeprom bnx2x_link_update bnx2x_link_int_ack bnx2x_update_link_up bnx2x_pbf_update bnx2x_update_link_down bnx2x_set_led bnx2x_link_status_update bnx2x_update_pfc bnx2x_update_pfc_nig bnx2x_ets_strict bnx2x_ets_bw_limit bnx2x_ets_bw_limit_common bnx2x_ets_e3b0_config bnx2x_ets_e3b0_get_total_bw bnx2x_ets_e3b0_sp_pri_to_cos_set bnx2x_ets_e3b0_sp_set_pri_cli_reg bnx2x_ets_disabled bnx2x_ets_e2e3a0_disabled bnx2x_ets_e3b0_disabled ` bnx2x_schedule_sp_rtnl storm_memset_hc_timeout storm_memset_hc_disable bnx2x_set_ctx_validation bnx2x_resume bnx2x_change_mtu bnx2x_fcoe_get_wwn bnx2x_free_fp_mem_at bnx2x_change_mac_addr bnx2x_start_xmit bnx2x_pkt_req_lin bnx2x_set_pbd_csum bnx2x_tx_split bnx2x_free_tx_pkt bnx2x_rx_int bnx2x_tpa_start bnx2x_tpa_stop bnx2x_alloc_rx_sge bnx2x_update_sge_prod bnx2x_alloc_rx_data bnx2x_update_rx_prod bnx2x_nic_unload bnx2x_clean_tx_queue bnx2x_nic_load bnx2x_alloc_fp_mem bnx2x_alloc_fp_mem_at bnx2x_alloc_rx_bds bnx2x_alloc_fw_stats_mem bnx2x_set_real_num_queues bnx2x_poll bnx2x_nic_load_request bnx2x_nic_load_no_mcp bnx2x_nic_load_pmf bnx2x_setup_irqs bnx2x_req_msix_irqs bnx2x_free_msix_irqs bnx2x_msix_fp_int bnx2x_func_start bnx2x_update_drv_flags bnx2x_wait_sp_comp bnx2x_load_cnic bnx2x_set_os_driver_state bnx2x_compare_fw_ver bnx2x_squeeze_objects bnx2x_enable_msix bnx2x_extract_max_cfg bnx2x_free_tpa_pool bnx2x_init_rx_rings bnx2x_tx_int bnx2x_get_vf_settings bnx2x_set_eee bnx2x_get_eee bnx2x_set_phys_id bnx2x_get_module_eeprom bnx2x_get_module_info bnx2x_get_dump_data 0 0 PXP PXP2_0 PXP2_1 HC ? NIG ȃ NIG_0 Ѓ NIG_1 IGU MISC T L QM ATC PGLUE_B DORQ 8 0 UPB 8 0 XPB SRC L D CDU A A ? CFC DBG d \ DMAE 8 0 BRB1 @ PRS PBF A A TM " " TSDM " " CSDM B B 8 USDM b b XSDM TCM
CCM UCM ???XCM TSEM_0 0 ( ? ? TSEM_1 00 (0 USEM_0 @0 80 USEM_1 0 ( CSEM_0 @ 8 CSEM_1 0( (( XSEM_0 @( 8( ? ? XSEM_1 bnx2x_disable_blocks_parity x p p p p ! ! ! ( ( T( \( @0 0 h 0 D ģ , P ( ` t 0 8 H X 8 H ̃ p x , T " " " H% P% X% ` , , " " " H% P% X% B B B PE XE `E l
T 0 @ X 0 h0 x0 0 0 0 0 0 @ @ @ <@ @ A D D ? H H ? P P , l x , d | H x ( 0 8 @ H P X ` h p x 0 L d 0 l \ 8 p 0 , @ @ b b b He Pe Xe ( X 8 Ђ A 8 H @ t $ l @ $ 4 l # @# # # ( ( $( 4( l( ( + @+ + 0 0 $0 40 l0 0 3 @3 3 3 l p 9 ( g 0 8 K $ $ $ , $ 0 4
$ h b $ 0 8 $ D H $ L $ P $ ! $ $ $ l $ p $ x | $ $ $ $ $ $ $ 6 $ $ $ $ $ 1 $ $ $ $ ģ ȣ $ У $ أ $ $ $ $ $ $ $ , \ $ ` $ d $ $ $ $ $ $ $ ̤ $ $ $ $ $ $ $ ( $ 0 $ 8 $ @ $ H $ P $ X $ ` $ h $ p $ $ $ $ $ $ $ $ $ $ $ 8 $ # $ $ $ $ 0 $ 4 $ < $ L $ P T $ ` $ t $ $ ̧ $ $ $ H ! $ ̨ $ Ԩ $ $ $ $ $ t I $ 0 $ @ $ P $ ` $ $ $ $ ( $ < $ T $ $ $ $ $ $ ( n $ $ $ 8 $
$ $ $ $ $ ( , $ 0
$ X $ ` d $ t x $ $ $ $ $ $ 0 4 $ 8 < $ H L $ X \ { $ P $ ` $ p $ $ $ $ $ $ $ $ $ $ ` $ ` $ p` $ ` $ ` $ ` $ ` $ ` $ ` a $ a $ @a 0 b $ $ $ # $ $ $ $ $ $ O $ 0 $ 4 $ < $ @
$ t $ x $ $ $ $ $ 8 < $ H L $ ȃ @ 0 $ p t $ x | $ $ $ $ , < $ , $ H $ $ $ ć 3 $ 0 $ $ ` ^ $ $ $ $ $ $ $ H $ $ $ $ $ $ $ $ , $ $ $ $ $ $ ( ( , , 0 0 4 4 8 8 < < @ @ D D H H L L P P T T X X \ \ ` ` d d h h l l p p t t x x | | U $ T
$ $ $ $ $ $ 8 $ X $ h $ p $ + $ $ $ $ $ $ 0 $ @ $ P
$ $ $ " " " $ " $ " $ $ 1 $ $ $ H% L% $ P% T% $ X% \% $ h% $ @& $ ( $ $ P < p < $ ` $ $ $ $ $ ( $ @ $ $ $ $ 4 $ 4 0 $ $ @ < @ 0 D 8 D 0 H 8 H 0 L 8 L 0 P 8 P 0 T 8 T 0 X 8 X 0 \ 8 \ 0 ` 8 ` 0 d 8 d 0 h 8 h 0 l 8 l 0 p 8 p 0 4 0 $ h $ $ $ $ $ $ $ $ $ , 8 < $ $ $ m I
$ D $ m I I m I I P P HP R
@ @ $ , 8 < $ $ $ " " " $ " $ $ 1 $ $ $ H% L% $ P% T% $ X% \% $ h% $ & $ @ $ B B B $ B $ B $ D 3 $ D $ PE TE $ XE \E $ `E dE $ pE $ xE $ F $
$ L
' l
@ $ l
$
$
$
$ (
$
$
$
$
$ @
' @
D
D
H
H
L
L
P
P
T
T
X
X
\
\
`
`
d
d
'
$ T $ t 1 $ 8 $ < $ T t $ $ $ $ $ $ $ , $ $ $ $ $ $ $ $ ( ( , , 0 0 4 4 8 8 < < $ $ $ ( ( , , 0 0 4 4 8 8 < < @ @ D D H H L L P P T T X X \ \ ` ` d d h h l l p p t t x x | | $ $ @ L P $ T $ $ $ $ X d h $ $ $ $ $ $ 0 $ 0 0 $ 0 0 0 $ 0 0 $ 0 $ 0 $ 0 0 $ 0 0 $ 0 $ 0 0 $ 4 8 $ @ $ @ @ $ @ @ $ @ $@ $ <@ @@ / $ A A A $ B $ D D ? E
H H ? I
P P T
p $ p $ ! $ $ $ $ J $ J $ $ o $ $ $ \ $ p $ x $ ] $ , 0 $ l x $ $ $ P
$ x + $ , 0 $ D $ T $ d | $ $ $ $ $ $ $ $ & $ H L $ x $ $ $ $ $ $ $ ( , $ 0 4 $ 8 < $ @ D $ H L $ P T $ X \ $ ` d $ h l $ p t $ x | $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ 0 $ \ % $
$ $ $ $ $ $ 0 4 $ L X $ d l $ $ 0 4 $ l p $ $ $ $ $ $ $ $ H $ $ $ @ $ $ $ ( $ H $ \ d $ p $ t
$ $ $ $ $ $ $ $ $ ( $ D $ h $ $
$ $ $ $ $ 8 T $ p $ $ $ $ $ @ $ D $ L $ l $
$ $ ( $ 0 $ 8 $ P $ X $ ` $ $ 0 L Z $ $ < $ @ $ \ $ t $ x $ $ 0 $ $ < $ @ $ \ $ t $ x $ $ 0 $ $ , 8 < $ $ 6 $ " < $ $ 6 $ & < $ ( 6 $ * < $ , 6 $ . < $ 0 $ 0 $ 0 $ 0 $ 0 $ 80 $ H0 $ X0 $ `0 $ h0 $ p0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 1 $ 1 $ 4 $ 84 $ 4 $ 5 $ 8 $ 8 $ 8 $ 8 $ 8 $ 88 $ H8 $ X8 $ `8 $ h8 $ p8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 8 $ 9 $ 9 $ < $ 8< $ < $ = $ @ $ @ @ 5 $ A A A $ A $ B $ B $ B $ B $ B $ (B $ 0B $ 8B $ @B $ HB $ PB $ XB $ `B $ pB $ B $ H $ P $ ` $ b b b $ d 1 $ d $ He Le $ Pe Te $ Xe \e $ he $ pe $ h $ $ $ $ $ ( 0
$ X | j $ $ $ , $ 8 < $ $ Ђ $ A $ $ $ H T $ $ $ $ $ @ $ $ $ ^ $ @ $ $ $ $ $ $ h $ $ ` $ p
$ $ $ , $ $ $ $ $ $ $ $ $ M $ @ $ $ = $ 0 < $ $ l p $ $ @ $ $ $ $ $ $ $ < 8 $ , X
, , @ , D , $ @ $ @ $ @ $ $ $
$ , $ @ $ @ $ $ $ $ @ $ $ $ $ @ $ $ $ $ @ $ $ $ $ @ $ $ $ $ @ $ $ $ $ @ $ $ $ 4 @ $ $ $ @ $ $ $ $ @ $ $ $ Č $ $ @ $ $ $ $ @ $ $ $ $ $ @ $ $ $ ԏ $ $ $ @ $ \ $ d $
$ $ A $ $ 0 @ L $ $ l p $ $ @ $ $ $ $ $ $ $ ' @ $ " % " X"
" % " # % # @ # % D # # % # # $ @# $ # $ # $ @# $ # $ @# $ # $ # $ # # #
$# % $# # @# # # # $ @# $ # $ # $ # $ @# $ # $ # $ # $ @# $ # $ # $ # $ @# $ # $ # $ # $ @# $ # $ # $ # $ @# $ # $ # $ # $ @# $ # $ # $ # & @# $ # # $ # $ @# $ # $ # $ # $ @# $ # $ # $ Č# $ # $ @# $ # $ # $ # $ @# $ # $ # $ # $ # $ @# $ # $ # $ ԏ# $ # $ # $ @# $ \# $ d# $ #
$ $ $ ( A $ $( 0( @( L( $ ( $ l( p( $ ( ( $ @( $ ( $ ( $ ( $ ( $ ( $ ( $ ( ( @( $ * d * @ X*
@ * d * @ + d + @ @ + d D + @ + d + @ + $ @+ $ + $ + $ @+ $ + $ @+ $ + $ + $ + + +
$+ d $+ @ + @+ + + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + @+ $ + + $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ Č+ $ + $ @+ $ + $ + $ + $ @+ $ + $ + $ + $ + $ @+ $ + $ + $ ԏ+ $ + $ + $ @+ $ \+ $ d+ $ +
$ , 0 A $ $0 00 @0 L0 $ 0 $ l0 p0 $ 0 0 $ @0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 $ 0 @0 $ 2 $ 2 X2
2 $ 2 3 $ 3 @ 3 $ D 3 3 $ 3 3 $ @3 $ 3 $ 3 $ @3 $ 3 $ @3 $ 3 $ 3 $ 3 3 3
$3 $ $3 3 @3 3 3 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $
@3 $ 3 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ Č3 $ 3 $ @3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ 3 $ 3 $ @3 $ 3 $ 3 $ ԏ3 $ 3 $ 3 $ @3 $ \3 $ d3 $ 3
$ 4 $ : 0 0 bnx2x_clear_blocks_parity bnx2x_get_dump_flag .M D Gi I C Gh dM z G LM b G J | aG } w aF | <| a} $| ae 7 F I | ͎ d F S I T | S հ d S OF ٬ SI , O| Od bnx2x_set_channels bnx2x_set_rxnfc bnx2x_set_rss_flags bnx2x_get_rxnfc rx_bytes rx_error_bytes rx_ucast_packets rx_mcast_packets rx_bcast_packets rx_crc_errors rx_align_errors $ rx_undersize_packets rx_oversize_packets ( rx_fragments * rx_jabbers rx_discards p rx_filtered_packets q rx_mf_tag_discard pfc_frames_received pfc_frames_sent l rx_brb_discard n rx_brb_truncate d rx_pause_frames , rx_mac_ctrl_frames x rx_constant_pause_events u rx_phy_ip_err_discards v rx_skb_alloc_discard w rx_csum_offload_errors t tx_exhaustion_events tx_bytes tx_error_bytes
tx_ucast_packets tx_mcast_packets tx_bcast_packets ` tx_mac_errors tx_carrier_errors @ tx_single_collisions B tx_multi_collisions D tx_deferred F tx_excess_collisions H tx_late_collisions > tx_total_collisions J tx_64_byte_packets L tx_65_to_127_byte_packets N tx_128_to_255_byte_packets P tx_256_to_511_byte_packets R tx_512_to_1023_byte_packets h tx_1024_to_1522_byte_packets j tx_1523_to_9022_byte_packets f tx_pause_frames y tpa_aggregations { tpa_aggregated_frames } tpa_bytes recoverable_errors unrecoverable_errors driver_filtered_tx_pkt Tx LPI entry count [%s]: rx_bytes [%s]: rx_ucast_packets [%s]: rx_mcast_packets [%s]: rx_bcast_packets [%s]: rx_discards # [%s]: rx_phy_ip_err_discards $ [%s]: rx_skb_alloc_discard % [%s]: rx_csum_offload_errors " [%s]: tx_exhaustion_events [%s]: tx_bytes [%s]: tx_ucast_packets [%s]: tx_mcast_packets [%s]: tx_bcast_packets , [%s]: tpa_aggregations . [%s]: tpa_aggregated_frames 0 [%s]: tpa_bytes 2 [%s]: driver_filtered_tx_pkt register_test (offline) memory_test (offline) int_loopback_test (offline) ext_loopback_test (offline) nvram_test (online) interrupt_test (online) link_test (online) iSCSI offload support FCoE offload support Storage only interface bnx2x_self_test bnx2x_test_nvram bnx2x_test_nvram_tbl bnx2x_nvram_crc bnx2x_test_nvram_dirs bnx2x_test_nvram_dir bnx2x_test_registers h P 0 0 H@ ( $ ( t 0 T D \ D , ( H t bnx2x_test_memory
A X
D L $ bnx2x_test_loopback bnx2x_run_loopback bnx2x_update_rx_prod bnx2x_test_ext_loopback bnx2x_wait_for_link bnx2x_test_intr bnx2x_set_pauseparam bnx2x_get_pauseparam bnx2x_set_ringparam bnx2x_set_eeprom bnx2x_nvram_write bnx2x_nvram_write1 bnx2x_nvram_read_dword bnx2x_nvram_write_dword bnx2x_acquire_nvram_lock bnx2x_release_nvram_lock bnx2x_get_eeprom bnx2x_set_wol bnx2x_get_regs bnx2x_set_settings bnx2x_get_settings bnx2x_nvram_read @ @ @ @ bnx2x_stats_safe_exec bnx2x_stats_comp bnx2x_storm_stats_update bnx2x_storm_stats_validate_counters bnx2x_stats_init bnx2x_func_stats_init bnx2x_stats_handle bnx2x_hw_stats_update bnx2x_stats_update bnx2x_storm_stats_post bnx2x_dp_stats bnx2x_port_stats_init bnx2x_stats_pmf_update bnx2x_peer_apptable bnx2x_peer_appinfo bnx2x_dcbnl_set_featcfg bnx2x_dcbnl_get_featcfg bnx2x_dcbnl_set_dcbx bnx2x_dcbnl_set_app_up bnx2x_set_admin_app_up bnx2x_dcbnl_set_pfc_state bnx2x_dcbnl_get_pfc_state bnx2x_dcbnl_set_numtcs bnx2x_dcbnl_get_numtcs bnx2x_dcbnl_get_cap bnx2x_dcbnl_set_all bnx2x_update_drv_flags bnx2x_dcbnl_get_pfc_cfg bnx2x_dcbnl_set_pfc_cfg bnx2x_dcbnl_get_pg_bwgcfg_rx bnx2x_dcbnl_get_pg_tccfg_rx bnx2x_dcbnl_get_pg_bwgcfg_tx bnx2x_dcbnl_get_pg_tccfg_tx bnx2x_dcbnl_set_pg_bwgcfg_rx bnx2x_dcbnl_set_pg_tccfg_rx bnx2x_dcbnl_set_pg_bwgcfg_tx bnx2x_dcbnl_set_pg_tccfg_tx bnx2x_dcbnl_get_perm_hw_addr bnx2x_dcbnl_set_state bnx2x_dcbnl_get_state bnx2x_dcbx_read_shmem_neg_results bnx2x_dcbx_read_mib bnx2x_dump_dcbx_drv_param bnx2x_dcbx_get_ap_feature bnx2x_dcbx_get_pfc_feature bnx2x_dcbx_get_ets_feature bnx2x_dcbx_get_ets_pri_pg_tbl bnx2x_dcbx_get_num_pg_traf_type bnx2x_dcbx_fill_cos_params bnx2x_dcbx_cee_fill_cos_params bnx2x_dcbx_join_pgs bnx2x_dcbx_spread_strict_pri bnx2x_dcbx_2cos_limit_cee_fill_cos_params bnx2x_dcbx_2cos_limit_cee_single_pg_to_cos_params bnx2x_dcbx_separate_pauseable_from_non bnx2x_dcbx_init bnx2x_dcbx_admin_mib_updated_params bnx2x_dcbx_set_state bnx2x_dcbx_set_params bnx2x_dcbx_read_shmem_remote_mib bnx2x_dcbx_update_ets_config bnx2x_dcbx_2cos_limit_update_ets_config bnx2x_dcbx_resume_hw_tx bnx2x_dcbx_print_cos_params bnx2x_dcbx_stop_hw_tx bnx2x_func_state_change bnx2x_func_state_change_comp bnx2x_state_wait bnx2x_func_chk_transition bnx2x_func_send_cmd bnx2x_func_hw_init bnx2x_func_hw_reset bnx2x_func_send_afex_update bnx2x_func_send_afex_viflists bnx2x_func_send_set_timesync bnx2x_queue_comp_cmd bnx2x_queue_chk_transition bnx2x_queue_send_cmd_e2 bnx2x_q_fill_init_general_data bnx2x_queue_send_cmd_cmn bnx2x_q_init bnx2x_q_send_setup_tx_only bnx2x_q_fill_setup_tx_only bnx2x_q_send_update bnx2x_q_send_cfc_del bnx2x_q_send_terminate bnx2x_queue_send_cmd_e1x bnx2x_queue_state_change bnx2x_setup_rss bnx2x_debug_print_ind_table bnx2x_config_rss bnx2x_mcast_validate_e2 bnx2x_mcast_set_one_rule_e2 bnx2x_mcast_handle_restore_cmd_e2 bnx2x_mcast_handle_pending_cmds_e2 bnx2x_mcast_hdl_pending_add_e2 bnx2x_mcast_hdl_pending_del_e2 bnx2x_mcast_handle_current_cmd bnx2x_mcast_hdl_add bnx2x_mcast_hdl_del bnx2x_mcast_setup_e1h bnx2x_mcast_hdl_add_e1h bnx2x_mcast_hdl_restore_e1h bnx2x_mcast_validate_e1 bnx2x_mcast_handle_restore_cmd_e1 bnx2x_mcast_enqueue_cmd bnx2x_mcast_handle_pending_cmds_e1 bnx2x_mcast_refresh_registry_e1 bnx2x_config_mcast bnx2x_set_rx_mode_e2 bnx2x_set_rx_mode_e1x bnx2x_init_vlan_mac_obj bnx2x_exe_queue_free_elem __bnx2x_vlan_mac_execute_step __bnx2x_vlan_mac_h_write_trylock __bnx2x_vlan_mac_h_pend bnx2x_exe_queue_step bnx2x_vlan_mac_del_all bnx2x_exe_queue_init bnx2x_vlan_mac_get_registry_elem bnx2x_optimize_vlan_mac bnx2x_validate_vlan_mac_add bnx2x_validate_vlan_mac_del bnx2x_validate_vlan_mac_move bnx2x_check_vlan_mac_add bnx2x_check_vlan_mac_del bnx2x_vlan_mac_set_rdata_e1x bnx2x_init_vlan_obj bnx2x_get_n_elements bnx2x_check_vlan_add bnx2x_check_vlan_del bnx2x_set_one_vlan_e2 bnx2x_set_one_mac_e2 bnx2x_set_mac_in_nig bnx2x_check_mac_add bnx2x_check_mac_del bnx2x_config_vlan_mac bnx2x_exe_queue_alloc_elem bnx2x_exe_queue_add __bnx2x_vlan_mac_h_read_unlock __bnx2x_vlan_mac_h_write_unlock __bnx2x_vlan_mac_h_exec_pending __bnx2x_vlan_mac_h_read_lock bnx2x_copy32_vf_dmae bnx2x_vf_mbx bnx2x_vf_mbx_request bnx2x_vf_mbx_acquire bnx2x_search_tlv_list bnx2x_vf_mbx_acquire_resp bnx2x_vf_mbx_resp_send_msg bnx2x_dp_tlv_list bnx2x_vf_mbx_setup_q bnx2x_vf_mbx_set_q_filters bnx2x_filters_validate_mac bnx2x_filters_validate_vlan bnx2x_vf_mbx_dp_q_filters bnx2x_vf_mbx_dp_q_filter bnx2x_vf_mbx_qfilters bnx2x_vf_mbx_teardown_q bnx2x_vf_mbx_close_vf bnx2x_vf_mbx_release_vf bnx2x_vf_mbx_update_rss bnx2x_validate_tpa_params bnx2x_vf_mbx_schedule bnx2x_vfpf_storm_rx_mode bnx2x_vfpf_prep bnx2x_send_msg2pf bnx2x_vfpf_finalize bnx2x_vfpf_update_vlan bnx2x_vfpf_set_mcast bnx2x_vfpf_config_rss bnx2x_vfpf_config_mac bnx2x_vfpf_setup_q bnx2x_vfpf_close_vf bnx2x_get_vf_id bnx2x_vfpf_teardown_queue bnx2x_vfpf_init bnx2x_vfpf_release bnx2x_vfpf_acquire bnx2x_schedule_iov_task bnx2x_vf_pci_alloc bnx2x_sample_bulletin bnx2x_set_vf_vlan bnx2x_vf_op_prep bnx2x_validate_vf_sp_objs bnx2x_set_vf_vlan_filter bnx2x_set_vf_mac bnx2x_get_vf_config bnx2x_disable_sriov bnx2x_pf_set_vfs_vlan bnx2x_enable_sriov bnx2x_get_vf_igu_cam_info bnx2x_set_pf_tx_switching bnx2x_sriov_configure bnx2x_unlock_vf_pf_channel bnx2x_lock_vf_pf_channel bnx2x_vf_release bnx2x_vf_tpa_update bnx2x_vf_rss_update bnx2x_vf_free bnx2x_vf_close bnx2x_vf_init bnx2x_vf_igu_reset bnx2x_vf_igu_ack_sb bnx2x_vf_acquire bnx2x_vfq_init bnx2x_iov_adjust_stats_req bnx2x_iov_set_queue_sp_obj bnx2x_iov_eq_sp_event bnx2x_vf_handle_classification_eqe bnx2x_vf_handle_mcast_eqe bnx2x_iov_nic_init bnx2x_iov_link_update_vf bnx2x_iov_alloc_mem bnx2x_iov_remove_one bnx2x_iov_init_one bnx2x_sriov_info bnx2x_sriov_pci_cfg_info bnx2x_vf_handle_flr_event bnx2x_vf_flr_clnup bnx2x_vf_flr bnx2x_vf_queue_flr bnx2x_vf_vlan_mac_clear bnx2x_vf_flr_clnup_hw bnx2x_vf_flr_clnup_epilog bnx2x_vf_enable_access bnx2x_vf_queue_teardown bnx2x_vf_queue_destroy bnx2x_vf_rxmode bnx2x_vf_mcast bnx2x_vf_queue_setup bnx2x_vf_queue_create bnx2x_vf_mac_vlan_config_list bnx2x_vf_mac_vlan_config bnx2x_vfop_qctor_dump_rx bnx2x_vfop_qctor_dump_tx x | t H H ( 0 8 @ H p P p X p ` p h p p p x B p B PE H H HH H F E E E pE 0E 8 ( 0 8 . @ H P P X . ` . h . p . x 8 . . . . 6 6 6 8 5 5 5 5 8 5 8 9 @ p H p P p X p ` q h Xq p q x q q (r Pr r r r s Hs s s s s Hs @ R ( 8 Q H P P X ` h x ` s } ( 7 0 8 @L P +
m +
m + p +
m + p +
m + p +
m + p +
m + p +
m , o ,
m , o ,
m , o (,
m 0, o 8,
m @, 0p H,
m P, @p X, `, 8 h, p, Б x, , h , , p , X , @ , x , , , , , ? , ? , , P , h H 6 H y H X H 6 H 6 H y H p H 6 H 6 H 6 H 6 H 6 H 6 H 6 H 6 H 6 I a I a I g I p I (I 0I 8I p @I HI PI XI `I hI pI xI I g I g I I I I `E I 9 I @9 I I I I I ` J 8 J J J J 7 (J 0J ` 8J @J HJ PJ XJ J 0( J J J K p K K PK P XK `K xK ` K ` K P K H K 0 K K 0 K K K 0 K K K @9 L ` L 8 0L PL ` `L hL L L M p 8M @M pM P xM M M ` M ` T 4 T 8 U @ 0U H PU P s @ ` @ h X} p t x ` ` p Q Q p ` p 0 e ( e 0 8 @ @ H 0 P 0 X ` @ h P 0 0 @ P @ ` 8 @ p 0 p @ H& ( (& 0 & 8 & @ & H & P % X x& ` L h 8M p @N x `N N O O P K L Z ,Z `[ \ \ \ ] ] ] ^ Z ` ` ` ` h 0 ` ` ` ( ` 0 ` 8 ` @ H ` P 4 o2 o2 o2 o2 3 3 o2 2 ( o2 0 o2 8 o2 @ 2 H 2 P 2 X 5 ` 4 h 4 p 4 x 4 4 4 4 5 4 4 4 5 4
6 Handling parity error recovery. Try again later
<3>bnx2x: [%s:%d(%s)]%s_ASSERT_LIST_INDEX 0x%x
<3>bnx2x: [%s:%d(%s)]%s_ASSERT_INDEX 0x%x = 0x%08x 0x%08x 0x%08x 0x%08x
<3>bnx2x: [%s:%d(%s)]Chip Revision: %s, FW Version: %d_%d_%d
<3>bnx2x: [%s:%d(%s)]PHC ancillary features are not supported
<3>bnx2x: [%s:%d(%s)]Failed to delete MACs: %d
<3>bnx2x: [%s:%d(%s)]Invalid GPIO %d
<3>bnx2x: [%s:%d(%s)]resource(0x%x) > HW_LOCK_MAX_RESOURCE_VALUE(0x%x)
<3>bnx2x: [%s:%d(%s)]lock_status 0x%x resource_bit 0x%x. Unlock was called but lock wasn't taken!
<5>bnx2x: [%s:%d(%s)]GLOB_REG=0x%08x
<5>bnx2x: [%s:%d(%s)]load mask for engine %d = 0x%x
<5>bnx2x: [%s:%d(%s)]Trying to take a lock on resource %d
<5>bnx2x: [%s:%d(%s)]Failed to get a lock on resource %d
<5>bnx2x: [%s:%d(%s)]GEN_REG_VAL=0x%08x
<5>bnx2x: [%s:%d(%s)]%s gates #2, #3 and #4
<5>bnx2x: [%s:%d(%s)]dropless_fc is %s
<5>bnx2x: [%s:%d(%s)]write %x to HC %d (addr 0x%x)
<3>bnx2x: [%s:%d(%s)]BUG! Proper val not read from IGU!
<5>bnx2x: [%s:%d(%s)]write %x to IGU
<5>bnx2x: [%s:%d(%s)]Max BW configured to 0 - using 100 instead
<5>bnx2x: [%s:%d(%s)]vn %d: vn_max_rate %d
<5>bnx2x: [%s:%d(%s)]end of spq
<5>bnx2x: [%s:%d(%s)]Disabling "close the gates"
<5>bnx2x: [%s:%d(%s)]write 0x%08x to IGU addr 0x%x
<5>bnx2x: [%s:%d(%s)]Was parity error: HW block parity attention:
[0]:0x%08x [1]:0x%08x [2]:0x%08x [3]:0x%08x [4]:0x%08x
Parity errors detected in blocks: <5>bnx2x: [%s:%d(%s)]mf_cfg function disabled
<5>bnx2x: [%s:%d(%s)]mf_cfg function enabled
<3>bnx2x: [%s:%d(%s)]BAD MCP validity signature
<5>bnx2x: [%s:%d(%s)]write 0x%08x to IGU(via GRC) addr 0x%x
<5>bnx2x: [%s:%d(%s)]Unable to finish IGU cleanup: idu_sb_id %d offset %d bit %d (cnt %d)
<5>bnx2x: [%s:%d(%s)]Fairness will be disabled due to ETS
<5>bnx2x: [%s:%d(%s)]All MIN values are zeroes fairness will be disabled
<5>bnx2x: [%s:%d(%s)]rate shaping and fairness are disabled
<5>bnx2x: [%s:%d(%s)]single function mode without fairness
<5>bnx2x: [%s:%d(%s)]Init FW SB %d
<3>bnx2x: [%s:%d(%s)]%s usage count=%d
<5>bnx2x: [%s:%d(%s)]OCCUPANCY[%d] : s:%x
<5>bnx2x: [%s:%d(%s)]LINES_FREED[%d] : s:%x
<5>bnx2x: [%s:%d(%s)]PBF cmd queue[%d] timed out
<5>bnx2x: [%s:%d(%s)]Waited %d*%d usec for PBF cmd queue[%d]
<5>bnx2x: [%s:%d(%s)]INIT CREDIT[%d] : %x
<5>bnx2x: [%s:%d(%s)]CREDIT[%d] : s:%x
<5>bnx2x: [%s:%d(%s)]CREDIT_FREED[%d]: s:%x
<5>bnx2x: [%s:%d(%s)]PBF tx buffer[%d] timed out
<5>bnx2x: [%s:%d(%s)]CREDIT[%d] : c:%x
<5>bnx2x: [%s:%d(%s)]CREDIT_FREED[%d]: c:%x
<5>bnx2x: [%s:%d(%s)]Waited %d*%d usec for PBF tx buffer[%d]
<5>bnx2x: [%s:%d(%s)]Path %d was marked by AER
Path %d was already cleaned from previous drivers
<3>bnx2x: [%s:%d(%s)]Non-valid Ethernet address
<5>bnx2x: [%s:%d(%s)]state is %x, returning
<3>bnx2x: [%s:%d(%s)]lock_status 0x%x resource_bit 0x%x
<5>bnx2x: [%s:%d(%s)]Old GEN_REG_VAL=0x%08x
<5>bnx2x: [%s:%d(%s)]Clear GPIO INT %d (shift %d) -> output low
<5>bnx2x: [%s:%d(%s)]Set GPIO INT %d (shift %d) -> output high
<5>bnx2x: [%s:%d(%s)]Set GPIO 0x%x -> output low
<5>bnx2x: [%s:%d(%s)]Set GPIO 0x%x -> output high
<5>bnx2x: [%s:%d(%s)]Set GPIO 0x%x -> input
<3>bnx2x: [%s:%d(%s)]Invalid GPIO mode assignment %d
<5>bnx2x: [%s:%d(%s)]Set GPIO %d (shift %d) -> output low
<5>bnx2x: [%s:%d(%s)]Set GPIO %d (shift %d) -> output high
<5>bnx2x: [%s:%d(%s)]Set GPIO %d (shift %d) -> input
<5>bnx2x: [%s:%d(%s)]mdio_write: prtad 0x%x, devad 0x%x, addr 0x%x, value 0x%x
<5>bnx2x: [%s:%d(%s)]mdio_read: prtad 0x%x, devad 0x%x, addr 0x%x
<5>bnx2x: [%s:%d(%s)]mdio_read_val 0x%x rc = 0x%x
Chip read returns all Fs. Preventing probe from continuing
shmem offset 0x%x shmem2 offset 0x%x
<3>bnx2x: [%s:%d(%s)]This driver needs bc_ver %X but found %X, please upgrade BC
FORCING Normal Mode failed!!!
<3>bnx2x: [%s:%d(%s)]CAM configuration error
igu_dsb_id %d igu_base_sb %d igu_sb_cnt %d
base_fw_ndsb %d
shmem2base 0x%x, size %d, mfcfg offset %d
<5>bnx2x: [%s:%d(%s)]Read MTU size %04x [%08x]
unknown extended MF mode 0x%x
MF OV for func %d is %d (0x%04x)
Unexpected - no valid MF OV for func %d in UFP/BD mode
No valid MF OV for func %d, aborting
func %d is in MF switch-independent mode
VN %d is in a single function mode, aborting
lane_config 0x%08x speed_cap_mask0 0x%08x link_config0 0x%08x
<3>bnx2x: [%s:%d(%s)]NVRAM config error. BAD phy config. PHY1 config 0x%x, PHY2 config 0x%x
<3>bnx2x: [%s:%d(%s)]BAD switch_cfg link_config 0x%x
<3>bnx2x: [%s:%d(%s)]NVRAM config error. Invalid link_config 0x%x speed_cap_mask 0x%x
<3>bnx2x: [%s:%d(%s)]NVRAM config error. BAD link speed link_config 0x%x
req_line_speed %d req_duplex %d req_flow_ctrl 0x%x advertising 0x%x
<3>bnx2x: [%s:%d]warning: random MAC workaround active
bad Ethernet MAC address configuration: %pM
change it manually before bringing up the appropriate network interface
<3>bnx2x: [%s:%d(%s)]MFW seems hanged: drv_pulse (0x%x) != mcp_pulse (0x%x)
<3>bnx2x: [%s:%d(%s)]period task called on emulation, ignoring
<3>bnx2x: [%s:%d(%s)]Failed to enable PTP packets
<3>bnx2x: [%s:%d(%s)]One-step timestamping is not supported
<5>bnx2x: [%s:%d(%s)]HWTSTAMP IOCTL called
<5>bnx2x: [%s:%d(%s)]Requested tx_type: %d, requested rx_filters = %d
<3>bnx2x: [%s:%d(%s)]config.flags is reserved for future use
<5>bnx2x: [%s:%d(%s)]ioctl: phy id 0x%x, reg 0x%x, val_in 0x%x
<5>bnx2x: [%s:%d(%s)]stopping queue %d cid %d
<5>bnx2x: [%s:%d(%s)]stopping tx-only queue %d
<5>bnx2x: [%s:%d(%s)]PTP adjfreq called, ppb = %d
<5>bnx2x: [%s:%d(%s)]PTP adjfreq called while the interface is down
<3>bnx2x: [%s:%d(%s)]Failed to set drift
<5>bnx2x: [%s:%d(%s)]Configured val = %d, period = %d
<3>bnx2x: [%s:%d(%s)]FUNC_STOP ramrod failed. Running a dry transaction
<3>bnx2x: [%s:%d(%s)]Failed to send pending mcast commands: %d
<3>bnx2x: [%s:%d(%s)]Set rx_mode %d failed
<3>bnx2x: [%s:%d(%s)]Unknown rx_mode: %d
<5>bnx2x: [%s:%d(%s)]PTP settime called, ns = %llu
<5>bnx2x: [%s:%d(%s)]PTP gettime called, ns = %llu
<5>bnx2x: [%s:%d(%s)]PTP adjtime called, delta = %llx
<5>bnx2x: [%s:%d(%s)]Register_cnic called
<3>bnx2x: [%s:%d(%s)]NULL ops received
<3>bnx2x: [%s:%d(%s)]Can't register CNIC when not supported
<3>bnx2x: [%s:%d(%s)]CNIC-related load failed
<5>bnx2x: [%s:%d(%s)]About to read the FC-NPIV table
<3>bnx2x: [%s:%d(%s)]Failed to allocate fc_npiv table
<5>bnx2x: [%s:%d(%s)]No FC-NPIV in NVRAM
<5>bnx2x: [%s:%d(%s)]Offset of FC-NPIV in NVRAM: %08x
<3>bnx2x: [%s:%d(%s)]Failed to read FC-NPIV table
<5>bnx2x: [%s:%d(%s)]No FC-NPIV table [valid, simply not present]
<3>bnx2x: [%s:%d(%s)]FC-NPIV table with bad length 0x%08x
<5>bnx2x: [%s:%d(%s)]Read 0x%08x entries from NVRAM
<4>bnx2x: Module parameter multi_mode is obsolete. Ignoring.
<3>bnx2x: Cannot create workqueue
<3>bnx2x: Cannot create iov workqueue
<3>bnx2x: Cannot register driver
<5>bnx2x: [%s:%d(%s)]Rx timestamp, timestamp cycles = %llu, ns = %llu
<5>bnx2x: [%s:%d(%s)]Tx timestamp, timestamp cycles = %llu, ns = %llu
<5>bnx2x: [%s:%d(%s)]There is no valid Tx timestamp yet
<3>bnx2x: [%s:%d(%s)]Unsupported chip revision
<3>bnx2x: [%s:%d(%s)]Can't load firmware file %s
<3>bnx2x: [%s:%d(%s)]Wrong FW size
<3>bnx2x: [%s:%d(%s)]Section %d length is out of bounds
<3>bnx2x: [%s:%d(%s)]Section offset %d is out of bounds
<3>bnx2x: [%s:%d(%s)]Bad FW version:%d.%d.%d.%d. Should be %d.%d.%d.%d
<3>bnx2x: [%s:%d(%s)]Corrupt firmware file %s
<3>bnx2x: [%s:%d(%s)]Bootcode is missing - can not reset link
<5>bnx2x: [%s:%d(%s)]BRB1 is not empty %d blocks are occupied
<5>bnx2x: [%s:%d(%s)]Hmmm... Unexpected function state! Forcing STARTED-->TX_STOPPED-->STARTED
<3>bnx2x: [%s:%d(%s)]VF not loaded since interrupt mode not msix
Failed to enable multiple MSI-X (%d), set number of queues to %d
unknown value in int_mode module parameter
<5>bnx2x: [%s:%d(%s)]Failed to schedule ADD operations: %d
<3>bnx2x: [%s:%d(%s)]%s VLAN failed
<3>bnx2x: [%s:%d(%s)]%s MAC failed
<5>bnx2x: [%s:%d(%s)]dev->flags = %x
<3>bnx2x: [%s:%d(%s)]Failed to clear multicast configuration: %d
<3>bnx2x: [%s:%d(%s)]Failed to create multicast MACs list: %d
<3>bnx2x: [%s:%d(%s)]Failed to set a new multicast configuration: %d
drivers/net/bnx2x/bnx2x_main.c <3>bnx2x: [%s:%d(%s)]Failed to schedule DELETE operations: %d
<3>bnx2x: [%s:%d(%s)]Failed to schedule ADD operations: %d
<3>bnx2x: [%s:%d(%s)]Unable to config VLAN %d
<5>bnx2x: [%s:%d(%s)]HW configured for VLAN %d
<5>bnx2x: [%s:%d(%s)]Accept all VLAN %s
<5>bnx2x: [%s:%d(%s)]Removing VLAN %d
<3>bnx2x: [%s:%d(%s)]Unable to kill VLAN %d - not found
<5>bnx2x: [%s:%d(%s)]HW deconfigured for VLAN %d
<5>bnx2x: [%s:%d(%s)]Removing VLAN result %d
<5>bnx2x: [%s:%d(%s)]Adding VLAN %d
<5>bnx2x: [%s:%d(%s)]Adding Eth MAC
<5>bnx2x: [%s:%d(%s)]created tx data cid %d, txq %d
<5>bnx2x: [%s:%d(%s)]created fcoe tx data (fp index %d)
<5>bnx2x: [%s:%d(%s)]queue[%d]: bnx2x_init_sb(%p,%p) cl_id %d fw_sb %d igu_sb %d
<5>bnx2x: [%s:%d(%s)]A valid On-Chip MFW dump found on 1st partition
<5>bnx2x: [%s:%d(%s)]A valid On-Chip MFW dump found on 2nd partition
<5>bnx2x: [%s:%d(%s)]Setting driver version: ETH [%08x] iSCSI [%08x] FCoE [%08x]
<3>bnx2x: [%s:%d(%s)]Bootcode is missing - can not test link
<3>bnx2x: [%s:%d(%s)]Bootcode is missing - can not set link
<3>bnx2x: [%s:%d(%s)]Bootcode is missing - can not initialize link
<5>bnx2x: [%s:%d(%s)]fp %d cid %d got ramrod #%d state is %x type is %d
<5>bnx2x: [%s:%d(%s)]got UPDATE ramrod. CID %d
<5>bnx2x: [%s:%d(%s)]got MULTI[%d] setup ramrod
<5>bnx2x: [%s:%d(%s)]got MULTI[%d] tx-only setup ramrod
<5>bnx2x: [%s:%d(%s)]got MULTI[%d] halt ramrod
<5>bnx2x: [%s:%d(%s)]got MULTI[%d] terminate ramrod
<5>bnx2x: [%s:%d(%s)]got MULTI[%d] empty ramrod
<5>bnx2x: [%s:%d(%s)]got tpa update ramrod CID=%d
<3>bnx2x: [%s:%d(%s)]unexpected MC reply (%d) on fp[%d]
<5>bnx2x: [%s:%d(%s)]bp->cq_spq_left %x
<5>bnx2x: [%s:%d(%s)]write %x to HC %d (addr 0x%x) mode %s
<5>bnx2x: [%s:%d(%s)]read 0x%08x from IGU addr 0x%x
<5>bnx2x: [%s:%d(%s)]write 0x%x to IGU mode %s
<3>bnx2x: [%s:%d(%s)]NO MCP - can not dump
<3>bnx2x: [%s:%d(%s)]Cannot dump MCP info while in PCI error
<3>bnx2x: [%s:%d(%s)]%sMCP PC at 0x%x
<3>bnx2x: [%s:%d(%s)]Unable to dump trace buffer (mark %x)
<3>bnx2x: [%s:%d(%s)]Trace buffer signature is missing. <3>bnx2x: [%s:%d(%s)]Mark doesn't fall inside Trace Buffer
<5>bnx2x: [%s:%d(%s)]wrote command (%x) to FW MB param 0x%08x
<5>bnx2x: [%s:%d(%s)][after %d ms] read (%x) seq is (%x) from FW MB
<3>bnx2x: [%s:%d(%s)]FW failed to respond!
<3>bnx2x: [%s:%d(%s)]MCP response failure, aborting
Entering Previous Unload Flow
Release Previously held NVRAM lock
Release Previously held hw lock
No need to release hw/nvram locks
<3>bnx2x: [%s:%d(%s)]Cannot check for AER; Received %d when tried to take lock
UNDI producer [%d/%d][%08x] rings bd -> 0x%04x, rcq -> 0x%04x
<3>bnx2x: [%s:%d(%s)]Failed to empty BRB, hope for the best
<3>bnx2x: [%s:%d(%s)]Received %d when tried to take lock
<3>bnx2x: [%s:%d(%s)]Re-Marking the path.
<5>bnx2x: [%s:%d(%s)]Removing AER indication from path %d
<3>bnx2x: [%s:%d(%s)]Failed to allocate 'bnx2x_prev_path_list'
<5>bnx2x: [%s:%d(%s)]Marked path [%d] - finished previous unload
FW version matches our own. Attempting FLR
<3>bnx2x: [%s:%d(%s)]FLR not supported by BC_VER: 0x%x
transaction is not cleared; proceeding with reset anyway
Unloading previous driver did not occur, Possibly due to MF UNDI
Finished Previous Unload Flow [%d]
BAD net device from bnx2x_init_one
<3>bnx2x: [%s:%d(%s)]MCP unexpected resp, aborting
<3>bnx2x: [%s:%d(%s)]Tetris buffer didn't get empty or there are still outstanding read requests after 1s!
<3>bnx2x: [%s:%d(%s)]sr_cnt=0x%08x, blk_cnt=0x%08x, port_is_idle_0=0x%08x, port_is_idle_1=0x%08x, pgl_exp_rom2=0x%08x
<3>bnx2x: [%s:%d(%s)]Still pending IGU requests pend_bits=%x!
<5>bnx2x: [%s:%d(%s)]Starting
<3>bnx2x: [%s:%d(%s)]Something bad had happen on engine %d! Aii!
<3>bnx2x: [%s:%d(%s)]Recovery flow hasn't been properly completed yet. Try again later.
If you still see this message after a few retries then power cycle is required.
<3>bnx2x: [%s:%d(%s)]Failed to config silent vlan rem for Q %d
<5>bnx2x: [%s:%d(%s)]Handling parity
<5>bnx2x: [%s:%d(%s)]State is BNX2X_RECOVERY_INIT
<5>bnx2x: [%s:%d(%s)]State is BNX2X_RECOVERY_WAIT
Recovery has failed. Power cycle is needed.
Recovery failed. Power cycle needed
<5>bnx2x: [%s:%d(%s)]fan failure detected. Unloading driver
<5>bnx2x: [%s:%d(%s)]sending set mcast vf pf channel message from rtnl sp-task
<3>bnx2x: [%s:%d(%s)]PF indicated channel is not servicable anymore. This means this VF device is no longer operational
<5>bnx2x: [%s:%d(%s)]Handling Rx Mode setting
<3>bnx2x: [%s:%d(%s)]BUG! afex_handle_vif_list_cmd invalid type 0x%x
<5>bnx2x: [%s:%d(%s)]afex: got MCP req LISTGET_REQ for vifid 0x%x
<5>bnx2x: [%s:%d(%s)]afex: got MCP req LISTSET_REQ for vifid 0x%x addrs 0x%x
<5>bnx2x: [%s:%d(%s)]afex: got MCP req STATSGET_REQ, write to addr 0x%x
<5>bnx2x: [%s:%d(%s)]afex: got MCP req VIFSET_REQ, mf_config 0x%x
<5>bnx2x: [%s:%d(%s)]NO MCP - load counts[%d] %d, %d, %d
<5>bnx2x: [%s:%d(%s)]NO MCP - new load counts[%d] %d, %d, %d
<5>bnx2x: [%s:%d(%s)]stats_state - DISABLED
<3>bnx2x: [%s:%d(%s)]begin crash dump -----------------
<3>bnx2x: [%s:%d(%s)]def_idx(0x%x) def_att_idx(0x%x) attn_state(0x%x) spq_prod_idx(0x%x) next_stats_cnt(0x%x)
<3>bnx2x: [%s:%d(%s)]DSB: attn bits(0x%x) ack(0x%x) id(0x%x) idx(0x%x)
<3>bnx2x: [%s:%d(%s)] def ( S MS \S kS zS P S S # S S S S S ~ S r T ` T +T :T P _ NT @
]T mT
|T ` T 0 T 9 T 4 T T T P T P U L "U ` :U IU XU jU
yU U `
U
U
U
U
>S P U 0 U U ` V 0 V V .V u
=V LV [V jV P yV p V V V V V V V p V 0 W W !W @ 2W P
AW 0 [W p
jW $ W P W W 0 W P W W ` W 0 W X
X
:' *X
DX p SX bX uX X X p S X A X X
X p X 0 ! 0 X Y Y )Y 0
8Y
GY VY
eY 0 tY Y Y Y @ # Y p Y Y Y @ S ? Y Z ' L Z ' L Z ' L A &Z 0 5Z P DZ SZ bZ
qZ p Z Z Z P Z R Z D Z Z [ Z [ p [ a #[ 2[ A[ b ][ ' L i[ x[ [ [ [ ` # [ + [ + [ + [ ` + [ + [ + \ + \ ` + )\ + 8\ + G\ + V\ ` + e\ + t\ + \ + \ ` + \ + \ + \ + \ ` + \ + \ + \
+
] `
+ ]
*] / 7]
@ G] ]] k] }] ] ] ] A ] ] ] P ^ ^ +^ A^ V^ ^^ j^ x^ ^ - ^ ^ ^ ^ ^ ^ _ ` !_ ._ ` >_ p Y_ j_ |_ _ _ p- _ _ _ [ _ P 0 _ < _ i k ` ` " 4` A` % 0 O` `` : v` ` ` ` ` ` ` ^ ` ` a p a @8 /a Aa 0 Q Ya @ oa a a `> O a Z I a a K $ a a a b b T !b .b Db W Zb F nb qb b b O b F b b b p b b a
c c -c =c Mc ac p[ w xc W { c c + - c l c P ( c c c P
c 0 d 0 ~ d d Ad Sd 0 ` id p 7 }d " 5 d d | d d d L d | d e "e h 8e De ` [ [e 0 me }e e e @R } e | < e e e f 0$ f "f p r :f C Mf = ef ' vf f f f f B f B f g 0 g (g S +