ELF > @ @ GNU nu Cj3n@ UH UHSH 1H H H H[ÐUHHH$Ld$ HA DH H߉ 1H$Ld$ffff. UHSH HH H H1 H[f. UHH H$Ld$Ll$Lt$ H H IIuH$Ld$Ll$Lt$I L5 t b > uh MAMH LH 1 ,H1HH H H L5 ,AM1H LH bAM1H LH {AM1H LH Q ?AM1H LH AM1H LH BAM1H LH AM1H LH a OAM1H LH % gAM 1H LH fffff. UHAWAVAUATSHX HH}EHPAfUHDEMHE L L HI HUD Hǀ IL IE IE IE C6AE I$ ID$
EA$1 HEAD$DEtEtAtEAL$Av)H}DH 1 HX[A\A]A^A_DH HU } T HUI}EAL$ AD$D HuHLU LUE E1} L ǃ L D I ELIK4
H H
H H % H H H H } tFH} HMH H LJMtUHEE1MLH} HE H LHǐ AL$Z A Aw* DH @ 1 HX[A\A]A^A_@ AD$AD$D HU f HE E EI L H} IP H LLpLU HH LH H H)H40E1DEHMH} LI LUIP Ht H@`H LH} LEt$H AD$ } F
HMI}HEAD$AL$D } >
AD$D HU HE E E } .
AD$D HM f HE E E/f E E E1} AL$ED$@ HU1^@ } I1L;5 d AU HM f1f H}AT$LH AD$HU1 EHE@H LLp HLH Hk81 E1DEHMH40 LI @ H @ H LLpLU HLH HH H H)H H n@ X AD$HE E ERD ED$AL$AD$HE E Ef. V HME MAL$ED$AL$!E4$E fD AD$ ED$AL$HE E E f. D AL$ED$ < HM @ D H}LH 1 : -H H H 1HƐ H}H OH I HULH# > 1H HEH 3 q n
H D H HuH H 1H \ ALH H 1LEDMLU LEDMLU _ RHuLH H 1 1I L5 d O ] #MHuH H 1LU LUH D H Hu1H H H
@H D H Hu1H H H H L H Hu1H H H b ~PHu1H H * 9 b UHuH H 1DELU DELU&@ɰ$inH D H Hu1H H H T BH D H Hu1H H H C $ HuH H 1DELU DELU HuH H 1DELU DELUs & HuH H 1DELU DELU HuH H 1DELU DELUa HuH H 1DELU DELU HuH H 1LU LUh HuH H 1DE DE j ]HuH H 1 ? Y & uUH a HuH H 1DELU DELUH D@H Hu1H H H H H H H# HEH D@H Hu1H H H }H H# H D@H Hu1H H H %H H# H H D@H Hu1H H H H H# H L@H Hu1H H H qH H# GH D H Hu1H H H H# YHu1H H HMLE HMH
LELH# HuH H 1DELU DELU : -HuH H 1DELU DELUMHu1H H LU LU dHu1LH H LU LU^ LHMHu1H H LU LU HM1H H LELUH LEL LUL5 kf UHHPH]LeLmLuL} 8 AL IL HH HL H{PH H C LHC LkPCL L AO L M$ MN I$ L)HHEF M= Ht 1LH 0 I L5 l I$ A H 1L A HU1L HH n HL uHL L uL LH L1 1L DH]LeLmLuL} H L1 I$ HH L1 AfD HMLH L1L x H H AHǐ HH ,HǺ @ @ 1Ht
Ht f Ht H ƃ ǃ H L H H IƐ H H H 0 H 0H H D d W t#PJ H L1 f H % = @ u P H H H 1Hǐ H 1I A H Hǐ H$ d ƃ1 H AAH L1 AD H L1
f. H LA fD = S = a A H D H E11I H Hǐ H$ u~ƃ1 = t\= y j Hf H Hf d ( H J @ A?H D f ~ A?H A @D r A?H A D DI L } y cH HMH H 1HƐ 7H H 1AHǐ
H LH 1 H LH 1 H LH 1 h u hH LH 1 K l _H LH 1 BH 1LH H LEHƐ L5 LEL ?f. UH H 10uÐH 0 H ffff. UH H $ , 4 y R ] q h { r u + 3 @ M Z g Z t 2
j H * p / 5 B \ f k q ~ | h % 2 L T V 8 [ a n @ ` ,
" R z u 1 8 W ~ 5 w Y d d %
r
r
r r S r b R R ( 0
6
W
* d
q
~
b
:
g
B p ( @ M r b ] i P p : J x + 1 > l s 0 = O V e L @ " 1 ) h 5 ; H Z g y h z t X ! 5 B b T H [ @ j ~ * @ & ( - 8 H U g n u r J " E L U [ ( P . _ f x o u t 5 M T a l R 0 W . < 5 > D U q , x " ( ] z P + ? } F Y s k
u t x x 5 P ? \ x f p J O ) : R | h v v X ! H | ! v ' 2 b J " # # 7 B O z \ c m X t $ 1 ? I P h o ( ~ ! ! ~ \ UH H
UH H H H / z
Y Z bus_speed ismt_probe ismt_access ismt_desc_dump __ismt_desc_dump ismt_gen_reg_dump ismt_mstr_reg_dump ismt_process_desc ismt_hw_init X ( 0 ' 8 ' @ ` X @ ` Descriptor struct: %p
tgtaddr_rw=0x%02X
wr_len_cmd=0x%02X
rd_len= 0x%02X
control= 0x%02X
status= 0x%02X
retry= 0x%02X
rxbytes= 0x%02X
txbytes= 0x%02X
dptr_low= 0x%08X
dptr_high= 0x%08X
Unsupported transaction %d
completion wait timed out
I2C_SMBUS_QUICK
I2C_SMBUS_BYTE: WRITE
I2C_SMBUS_BYTE: READ
I2C_SMBUS_BYTE_DATA: WRITE
I2C_SMBUS_BYTE_DATA: READ
I2C_SMBUS_WORD_DATA: WRITE
I2C_SMBUS_WORD_DATA: READ
I2C_SMBUS_PROC_CALL
I2C_SMBUS_BLOCK_DATA: WRITE
I2C_SMBUS_BLOCK_DATA: READ
dev=%p
data=%p
dma_buffer=%p
dma_size=%d
dma_direction=%d
dma_addr = 0x%016llX
GCTRL.... : (0x%p)=0x%X
ERRINTMSK : (0x%p)=0x%X
ERRAERMSK : (0x%p)=0x%X
ERRSTS... : (0x%p)=0x%X
ERRINFO.. : (0x%p)=0x%X
MCTRL.... : (0x%p)=0x%X
MSTS..... : (0x%p)=0x%X
MDS...... : (0x%p)=0x%X
RPOLICY.. : (0x%p)=0x%X
SPGT..... : (0x%p)=0x%X
SMBus iSMT adapter at %lx ACPI resource conflict!
Unable to ioremap SMBus BAR
pci_set_dma_mask fail %p
ismt-msi ismt-intx no usable interrupts
start=0x%lX
len=0x%lX
i2c_ismt ismt_smbus drivers/i2c/busses/i2c-ismt.c Error in mapping dma buffer %p
I2C_SMBUS_I2C_BLOCK_DATA: WRITE
I2C_SMBUS_I2C_BLOCK_DATA: READ
Dump of the descriptor struct: 0x%X
Dump of the iSMT General Registers
SMTICL... : (0x%p)=0x%016llX
Dump of the iSMT Master Registers
MDBA..... : (0x%p)=0x%016llX
Processing completed descriptor
Failed to enable SMBus PCI device (%d)
SMBus base address uninitialized, upgrade BIOS
Failed to request SMBus region 0x%lx-0x%lx
Invalid SMBus clock speed, only 0, 80, 100, 400, and 1000 are valid
Unable to use MSI interrupts, falling back to legacy
Failed to add SMBus iSMT adapter
Setting SMBus clock to 80 kHz
Setting SMBus clock to 100 kHz
Setting SMBus clock to 400 kHz
Setting SMBus clock to 1000 kHz
SMBus clock is running at %d kHz
description=Intel SMBus Message Transport (iSMT) driver author=Bill E. Brown