ELF > @ @ @ , + GNU ňd`.wKN UHSH 1HH HCf HC0H 1 HCfPHCfpH 1 HCfP HCpH 1 HCP(HCp$H 1 HCP*HC@p)H @1 HCfP,HC@p+H @1 HCP0HC@p.H @1 HCP8HCp4H 1 HCf HCfp1H uH 1 H[HCPXHCpTH 1 fffff. UH H fff. UHH H]LeLm L AA$ v;H H IT$fR>Et5fxf IL$fQ>HH H]LeLmf fyfIL$fQ>ff. UHH H]LeLm H L AH A$ u Eu>IT$R4IL$Q4IL$Q8HH H]LeLmf. IT$R4IL$Q4IL$Q8 UHH H]LeLm E1L H L uHSDj$A HL C
u 1EH]LeLm 1EH]LeLmfUHH H]LeLm L AHL Et-HSR(HKQ(LH H]LeLm HSR(HKQ(ffff. UHHH $Ld$ H IH A$ HH H $Ld$f UHo tf D fffffff. UHAWAVAUATSH GHAtHG@$ txG tHCD`4EHCDp/AukHC@/DAd u# ItVXA HC@/DuC
tHC@4HCD`4HCD`8H[A\A]A^A_ ǃ HC DH Hp1 H3뺐UHH0H]LeLmLuL} HAL f{ xHC@4HS$?B4HSB8H{ H{0 E { H H v H` H L Hp Hx Hǃp Hǃx LeH]LmLuL} D L L H Iu'LL D H-HC H Hp1 H LH @ offff. UHSH HuHC@4 HSB4HSB8H[ @ UHSH ftC = = = = t= u 18 tY tSWu HO1҈Q)WtHWB)HWB)G
t f D XA H HuX[HWB)
닸 f UHAUATSH 9 HA HGH Ht C
HS1fB,E I 1ҹ A9 % ЃHSfB,HCf@,A uIXA HCf@,u2IuHC H Hp1 HH[A\A] HSfB,D H[A\A] 1҉A9rH D HCfP>fҸ ? f D t 1҉A9rȁ ȃ! 1 1҉A9s
Ƀu% ȃ UHH H $Ld$Ll$Lt$ L H IL IM A|$ A4$HA|$ S At$HHCP(AD$ < < AL$
ЃE FHSfR>f HKA(AT$
πW DHSfB>HCf@>AT$
t/ m t Df HSfR,HKfQ,HSfB> Hǃ Ct
HLL H $Ld$Ll$Lt$f. Hcf D HS1B8Hf{ aHC@4HS B4HSB8E8 v c HSB(7 @ HSfR,HKfQ,HSB( Hǃ ~uf UHATS H vHCfP>F tu<tK1[A\ @ HCfP>| HCf@>tH 1 D HCf@,HKfA,HC@$ u_HCfP>| HCf@>t9HCf@,HSfB, HC@$% = 5HCD`)HCAD`) A HCD`)H 1 f UHAWAVAUATSH HH Lg H/HCf ҃ Z C HCDp@E1탻 vHCDhDC A @ 5 A ( @ % t#HCH@HtH uHC HC(HS(H H LƉ i@B u HCH@Hb H D? u HCH@ H H Ey i D% t IDŽ$0 A$< C
i HCH8 [ H@HN H A$8 IDŽ$` C
@u IDŽ$` A t I$` f{ y I$` At I$` A I$` At I$` A t At I$` A t I$` A@t I$` D ɉT t T A ADX ADŽ$D HCPHA A$D A t) = A$D ~ I$` A M A$D I$` HH @ I$` H @ I$` ǃ w fADŽ$p fADŽ$r ADŽ$x % A$l C
ADŽ$| A$| CL L HH L% % A$ HH L H 11Hǃ H v5H8 H H` 11 H Hǃx { MD$1Iٹ H AuvHL IL$LH 1 Lk0C8 Hs0ID$HCH HCxI<$ A` H{ H L L HD[A\A]A^A_f D GDD0 t @ @ ? f D he J D
A$8 A$< {I$` | H I$` D A$D A$D
0 A$D ;I$` *f D A`I$` O D D A$| fA$p x @ H5 Hp H5 Hp Hx H H f. D% ? 2f. A$8 H A$D I$` @ A$8 f. C It$H 1A It$H 1 H A It$H A L I uI H LEI$It$H HHH1 f{ rHC@4HS B4HSB8VIt$H 1 ADŽ$| Hx It$H 1 EIt$H A It$H 1 f= 9 ,H H H 1 Cf= H H H 1 f= H H H 1 CW H @I$` fff. UHH H $Ld$Ll$Lt$ L HL H I L u1IDH EtsC H HHǃ Hǃ Hǃ LL H{ L H $Ld$Ll$Lt$ÐIFHt!D@EwH@ Ht x cCZw D Hǃ ; UHH H]LeLm L HL IHC@$ u
H u/LL H{ H H]LeLmHC H Hp1 HC H Hp1 H߾ H߾ uH H H @ (i UHHH $Ld$ HHIt5A$ H HHHt H HP H $Ld$þx H UHSH HtHGH@Ht HC { 1Iٹ H L@ tH[ HH{ uf{ y4 vDT EtDX Eu f. HSR4HKQ4HKQ8 w{f. UHSH f HxHG@4HW$?B4HWB8 v
T u.H{ u{ HމE EH[f X uH` u ߋuff. UHAWAVAUATSHh HuH H HEHx( A H H@HtDHMȃH9H DDHC@$DA
u*f. I
XA HC@$DuH5 H H' H HEH L`(- M AD$ AT$ʁ H{ ;| n = _ s L AL$D 1AMbAA$Aс 1Ҹ } 19v> D 9l uHw1H HCP. t S ID$8E1E9l$0 H
HA @ AD$% ɃMHC Lx L(M I H LLx H LH H H E1LDEH)ȹ H40 LI HC L H8Hr H Hb H@`H3 L HC Et$0M|$8L(MN I HH}: E~'1H]L H A9H]HUE1MLLHB D l
Hx Lp HMH H}IL$8 E1LeIeH% H-? EH]HEHEI^Efك
HELc@ % HE% IH}HG H Hm۶m۶mHH HHH HAFHHH H H}LcHLMLx HUj MLxH}% HELA)HAEHEHAEHEHAEEAE AMAE AE !AEHEIHEHA]HAEHHAEHHA AEN DEeAE AE !AEHUILH+p H= F LA HMID;l VLeHC n AE AE AE AE AE AE AE AE AD$t@HC H L(M I H H@8HtM L HC L(MLp D I H4 LLx H LH H H E1LA H)ȹ H40 LI HC L H8H H H H@`Ht L H HSBX D t%HC@( HSDB( uhH AT$0H It$8@% Ƀ AD$ h u$HC@4%HS0B4HSB8" D HC@4HS
B4HSB8AD$HSf%pfBAD$ HSfBH}HSGBLg(MtSH s A|$ vC% &AD$E EHSfB HEȋPЃ
1uSEEHMHy( f% HSfBHh[A\A]A^A_f uЃ뗋 $S ?AD$% }HC Et$0M|$8L(M I HHE E~#1H]L @ H A9H]HME1DLLHA M ] ID$8HS@ zPf D SC ID$8E1E;l$0K @ HA f DA m @ @A
HMȋ;3 H HC AT$0It$8H8H| H Hl H@(HtE1M HC H8HH Y H HI H@HtE1M H H HU#L;p AM1L9- 1L9- H H
H JH H HEHC H Hp1 HH}G H yH * H M H H H HC H Hp1 HUH B ): H w D H HxM MHx H @ u= uQ H f= y tH H H 1 f= y tH H H 1 { UHH`H]LeLmLuL} H IH HLJ tP CS0Hs8% HG ɃH8H H H H@(HtE1 DCEu^C CCHs H {t L LHs LH]LeLmLuL} @ C C% EHG H H8HV H HF H@HtE1 ID$ H8HI$ H H H@HtE1M ID$ H8C HS0Lk8 H H H@PHtLM Lk8E$l E1M$x E eH% H-? H]HEHE IU % H% IE HMHA H Hm۶m۶mHH HHAMH HHHH H L)HHc H}o H% ILA E;$l I9H]Lk8ID$ H8HS0 H H} H@(HiE1ML DCEWI$ Sf D H @ Lk8fH @ H @ H w @ H H H HEHU HUHEf. UHSH H HH PtptZ 1HOHK HcLtDH HHCDD HD DtH f D HWRPH @ H t u%H Hx( t-Hǃ H[ D H0H Hx( u uH UHH H]LeLm L HL H IuLL H]LeLmHC H Hp1 HH Ht@HvH HtH @ H H UHAWAVAUATSH( L HL HCD`0AT$1E1 # D% J EEA?A c EA: p EAA EEAA DA Lffft%H[ 1H0 HH@0 H H(D[A\A]A^A_ HCD`0A tHCf@ă? H H A @H DPEM A0t A( AH ! HSB0 H D HCDx0H H- A tW@ H DX E @tHx( A9H, A t@ H A @ u+A HCf@ă? H @HC HSH~ H H h vP EA A C t
x DDH DuDeLmHEHC@$D^ C
H @ H H P% HE% H 11IAIHf D H H} + I$0 I$( H9HFH)HI$8 tM ID*AHtHA +HC H Hp1 H @H Hf @\ AR HLH} H}% h h DuDeLmf= H H H 1 lIL$Di A H H
P% HE% H7E11IEIHf HH} tiI$0 I$( H9HFH)HI$8 t2B IHHA It
HuHuIL$Dq E1E1Ht ] H8 ǃP 1ɺ UC @f D 0HC DH Hp1 HHCDp0Cf= HC EH H H HH1 HC H Hp1 HS B0f= C 6H H H 1 HC DH Hp1 H2f= H H H 1 H f= H H H 1 H HC DH Hp1 HRffff. UHAWAVAUATSH HHH { HH HH HCfP>ЃtW J HC@fP>HCP4HCP4!HS B4HSB8L01 LpHE HE LHE HE HH H8 A eH% HIOH(Dž$( H IHGf 1L MHE HE HHE HE HE r HEDž0 Dž4 DžH5 DžL @p HDžX DžP LeH HCfP HCfH LHHǃ Hǃ Hf ff{ 2 P HH HDžp HE HxHMHMH( LH P HtIVHRu
H HuH(L { H P ǃP HCfP>XA $f" "I@,M $ E1䋃 uT ߉ X Et DT EtDX EDDHC@4HS B4HSB8Hf ff{ fH f ff{ E1 H D[A\A]A^A_ D$E~"HS$fB>E1 X i H H` H H @ 1| D DT H H` Ai H H 1 HCf@>$?HSfB>ApH 1A WUHH0H]LeLmLuL} L H IIL H I C t!I|$ tID$H@ ID$ CfL xHC@$ tM uDHC@$ tt_I4$H#LL H]LeLmLuL}fH H @ uH fLL LL L Iw H
h 3 = T a w 0 `
& @ M b P i % I u e ~
+ r \ ) z 2 y F h R g s { w w @ $ Z B ~ & C p N |
(
v
C R Y u c ) 1 G 0 S j o ` 0 6 l , h 4 < * } 8 | G } 0 0 0 7 H S d p o | ; @ D w w , 3 S ^ o x v J P H ( " P % r 3 P : A P H * 6 j , 7 B H M
( @ 0 I m ' 9 h e # 6 + 0 | * p 5 | q F! ! ! " v +" " # # | # p $ | A$ $ & & a' ' ' ( X( d( i( |( i ( m ( m ( i ( i ( i ( i ( i ) ) ?) i P) U) f) k) w) i ) ) ) @ ) ) ) * * 8* =* T* q* * i * * * ` * h * * * * * ` * * x * + + a, , , - @- J- - v - - :. k. i . i . i . i . i . . . / 0 '0 ?0 X0 c0 0 0 1 1 1 2 2 3 @4 P4 [4 4 4 f 5 P5 [5 x5 5 5 : 5 5 5 5 5 5 6 >6 6 6 { 7 7 67 C7 X7 s _7 f7 q7 7 7 7 7 7 } 7 P 7 7 7 7 8 8 !8 (8 /8 h 68 M8 Z8 b h8 o8 y v8 @ }8 8 p 8 8 8
9 9 : x : ; 8; t ]; q; n y; ; ; x< x < x < = := R= ^= e= = H
= = = d> > > > > > UH UH 1H H 1 1 @ sdhci_add_host sdhci_prepare_data sdhci_irq sdhci_cmd_irq sdhci_transfer_pio sdhci_read_block_pio sdhci_write_block_pio debug_quirks = `
P 0 8
@ 8 H <6>sdhci: Secure Digital Host Controller Interface driver
<6>sdhci: Copyright(c) Pierre Ossman
<7>sdhci: ============== REGISTER DUMP ==============
<7>sdhci: Sys addr: 0x%08x | Version: 0x%08x
<7>sdhci: Blk size: 0x%08x | Blk cnt: 0x%08x
<7>sdhci: Argument: 0x%08x | Trn mode: 0x%08x
<7>sdhci: Present: 0x%08x | Host ctl: 0x%08x
<7>sdhci: Power: 0x%08x | Blk gap: 0x%08x
<7>sdhci: Wake-up: 0x%08x | Clock: 0x%08x
<7>sdhci: Timeout: 0x%08x | Int stat: 0x%08x
<7>sdhci: Int enab: 0x%08x | Sig enab: 0x%08x
<7>sdhci: AC12 err: 0x%08x | Slot int: 0x%08x
<7>sdhci: Caps: 0x%08x | Caps_1: 0x%08x
<7>sdhci: Cmd: 0x%08x | Max curr: 0x%08x
<7>sdhci: ADMA Err: 0x%08x | ADMA Ptr: 0x%08x
<7>sdhci: ===========================================
<3>%s: Reset 0x%x never completed.
<3>%s: Controller removed during transfer!
<3>%s: Internal clock never stabilised.
<6>sdhci: Switching to 3.3V signalling voltage failed
<6>sdhci: Switching to 1.8V signalling voltage failed, retrying with S18R set to 0
<3>%s: Unknown controller version (%d). You may experience problems.
<4>%s: No suitable DMA available. Falling back to PIO.
<4>%s: Unable to allocate ADMA buffers. Falling back to standard DMA.
<3>%s: Hardware doesn't specify base clock frequency.
<3>%s: Hardware doesn't specify timeout clock frequency.
<3>%s: Hardware doesn't report any support voltages.
<4>%s: Invalid maximum block size, assuming 512 bytes
<6>%s: SDHCI controller on %s [%s] using %s
sdhci [%s()]: Controller doesn't have SDMA capability
sdhci [%s()]: Disabling DMA as it is marked broken
sdhci [%s()]: Disabling ADMA as it is marked broken
<3>%s: Card removed during transfer!
<3>%s: Controller never released inhibit bit(s).
<4>%s: Too large timeout requested!
<3>%s: Unsupported response type!
sdhci [%s()]: Reverting to PIO because of transfer size (%d)
sdhci [%s()]: Reverting to PIO because of bad alignment
<3>%s: Timeout waiting for hardware interrupt.
<3>%s: Got command interrupt 0x%08x even though no command operation was in progress.
<3>%s: Got data interrupt 0x%08x even though no data operation was in progress.
<3>%s: Card is consuming too much power!
<3>%s: Unexpected interrupt 0x%08x.
sdhci [%s()]: *** %s got interrupt: 0x%08x
sdhci [%s()]: Cannot wait for busy signal when also doing a data transfer sdhci [%s()]: PIO transfer complete.
<6>sdhci: Timeout waiting for Buffer Read Ready interrupt during tuning procedure, falling back to fixed sampling clock
<6>sdhci: Tuning procedure failed, falling back to fixed sampling clock
<7>sdhci: Host ctl2: 0x%08x
drivers/mmc/host/sdhci.c %s:: ADMA PIO DMA <3>%s: Resetting controller.
<3>%s: ADMA error
sdhci [%s()]: PIO reading
sdhci [%s()]: PIO writing
sdhci / o2 3 > W O 4 U ` ) ` ) ` $ ) ( ` 0 * 4 ` < F* @ ` H J* L ` T . X ` ` / d ` l 6 p ` x 6 | ` F8 ` . 0 / . 0 / . 0 / . 0 ! ! (" 0 =- @ G- P - ` M4 p X4 X5 5 6 } } } } 1 : 0 n< 8 H < P parm=debug_quirks:Force certain quirks. license=GPL description=Secure Digital Host Controller Interface core driver author=Pierre Ossman parmtype=debug_quirks:uint retpoline=Y srcversion=54084C9EB0AFEC9BC20953C depends=mmc_core vermagic=2.6.32-754.35.1.el6.x86_64 SMP mod_unload modversions $ s ( " 0 8 1 @ H B P X T q u o ( sdhci_free_host sdhci_remove_host sdhci_add_host sdhci_alloc_host sdhci_resume_host sdhci_suspend_host 5 u ( 0 8 @ H j P X ` h 8 p x -)
- %. . 6 ;
@#R module_layout o< disable_irq 9O per_cpu__current_task ̥< mmc_detect_change c del_timer =u led_classdev_register
mmc_free_host '| autoremove_wake_function g mmc_resume_host ˑ malloc_sizes =+ dynamic_debug_enabled2 s8 _spin_lock mmc_suspend_host 'd __dynamic_pr_debug ? sg_next __const_udelay &j init_timer_key *q _spin_lock_irqsave h} jiffies __init_waitqueue_head del_timer_sync \ sg_miter_start cs printk __tasklet_schedule sg_miter_stop 9 mcount R0 warn_slowpath_null m per_cpu__kernel_stack yK _spin_unlock_irqrestore tasklet_init c EE mod_timer m request_threaded_irq sg_miter_next K"y tasklet_kill NOvx pv_irq_ops G usleep_range ; msecs_to_jiffies param_get_uint ?, schedule_timeout dynamic_debug_enabled \ɢ. __x86_indirect_thunk_rax mmc_add_host OG mmc_alloc_host 8|l& wake_up_process D kmem_cache_alloc_trace G) __phys_addr T.d __wake_up sdc mmc_remove_host 81@ led_classdev_unregister enable_irq z kfree dl# memcpy /3 prepare_to_wait H̅2 param_set_uint __x86_indirect_thunk_r15 "&˜ finish_wait o`u bad_dma_address ۞ snprintf * mmc_request_done ҁn dma_ops ث
free_irq ( ( ( ( ( ( ( b ( v ( ( * P ( 0 P 8 @ H P X P ` h x ` ` h s } P ( 0 @ H P X y h p x sdhci ~ r ` d module.sig ^ _
ǽqu ^ rfq+~Xhuepv^?EO PdF:p(I'꿛9yY5~
vmGL
! " $ & ' $ ' 6 P f P s s ` G ! P < p `
G & P ' : - O 0 c & o 0 y " ( ( P " ( " P ( }
" ( ` " x ( + . & " ( 7 F " ( W s
f " ( w } " h ( " @ ( 8 = P ( ( @ A ( ( 9 T ( i
$ = " V o 0 1 @ B P 1 T N ( k q } # P @ @ $ 0
# / 1R D ] Ӫ s Z & $ 2 B Q ^ w T Ґ & 4 I S ` x p + > M \ d 8 | i
)
?
I
[
s m
sdhci.c sdhci_drv_exit sdhci_drv_init sdhci_dumpregs sdhci_enable_preset_value sdhci_enable_sdio_irq sdhci_get_ro sdhci_led_control sdhci_tuning_timer tasklet_schedule sdhci_reset sdhci_init sdhci_set_power sdhci_set_clock sdhci_set_ios sdhci_start_signal_voltage_switch debug_quirks sdhci_ops sdhci_tasklet_card sdhci_tasklet_finish sdhci_timeout_timer __key.33680 sdhci_irq descriptor.33670 __func__.33667 descriptor.33673 descriptor.33666 sdhci_send_command descriptor.32354 __func__.32355 descriptor.32364 sdhci_finish_data sdhci_finish_command descriptor.32033 __func__.32034 descriptor.33508 __func__.33509 descriptor.33362 __func__.33363 descriptor.31959 __func__.31960 descriptor.31890 __func__.31891 sdhci_execute_tuning sdhci_request __mod_debug_quirks2670 __mod_license2668 __mod_description2667 __mod_author2666 __mod_debug_quirkstype2664 __param_debug_quirks __param_str_debug_quirks __ksymtab_sdhci_free_host __kstrtab_sdhci_free_host __kcrctab_sdhci_free_host __ksymtab_sdhci_remove_host __kstrtab_sdhci_remove_host __kcrctab_sdhci_remove_host __ksymtab_sdhci_add_host __kstrtab_sdhci_add_host __kcrctab_sdhci_add_host __ksymtab_sdhci_alloc_host __kstrtab_sdhci_alloc_host __kcrctab_sdhci_alloc_host __ksymtab_sdhci_resume_host __kstrtab_sdhci_resume_host __kcrctab_sdhci_resume_host __ksymtab_sdhci_suspend_host __kstrtab_sdhci_suspend_host __kcrctab_sdhci_suspend_host .LC19 sdhci.mod.c __mod_retpoline98 _rheldata __mod_srcversion89 __module_depends ____versions __mod_vermagic5 free_irq dma_ops mmc_request_done __this_module snprintf bad_dma_address finish_wait __crc_sdhci_add_host __x86_indirect_thunk_r15 __crc_sdhci_free_host cleanup_module param_set_uint prepare_to_wait __crc_sdhci_remove_host memcpy kfree enable_irq led_classdev_unregister mmc_remove_host __wake_up __phys_addr kmem_cache_alloc_trace init_module wake_up_process mmc_alloc_host mmc_add_host __x86_indirect_thunk_rax dynamic_debug_enabled schedule_timeout param_get_uint msecs_to_jiffies usleep_range pv_irq_ops __crc_sdhci_suspend_host sdhci_suspend_host tasklet_kill __crc_sdhci_alloc_host sg_miter_next request_threaded_irq mod_timer tasklet_init _spin_unlock_irqrestore per_cpu__kernel_stack warn_slowpath_null mcount sg_miter_stop __tasklet_schedule printk sg_miter_start del_timer_sync __init_waitqueue_head sdhci_free_host jiffies sdhci_add_host _spin_lock_irqsave init_timer_key __const_udelay sg_next __crc_sdhci_resume_host __dynamic_pr_debug mmc_suspend_host _spin_lock dynamic_debug_enabled2 sdhci_resume_host malloc_sizes mmc_resume_host sdhci_alloc_host autoremove_wake_function mmc_free_host led_classdev_register del_timer mmc_detect_change sdhci_remove_host per_cpu__current_task disable_irq sdhci.ko.debug bR[ .rodata.str1.1 .rodata.str1.8 .data .rheldata .rela.rodata .symtab .strtab .shstrtab .rela__mcount_loc .note.gnu.build-id .rela__bug_table .rela.gnu.linkonce.this_module .rela__verbose .note.module.sig .gnu_debuglink .rela__kcrctab_gpl .rela__ksymtab_gpl .rela__param .modinfo __ksymtab_strings .rela.smp_locks __versions .rela.parainstructions .rela.altinstructions .bss .altinstr_replacement .rela.text .rela.init.text .rela.exit.text h @ $ p > `? # ( 0c @c ( Xc $ c ` ( u c 4 d / d ( 2 e
2 1p - p ( ( q x (
q { r @ ( H Xt C u ( _ v ] Z pv (
@w y ( (y ` ( y ` y ( { 0 @{ ( { g [ 8| V } ( % 8 @ p ( " @ 0 p 0 ( $ p x < ) h D
p L